Low-Power High-Speed Double Gate 1-bit Full Adder Cell
Journal Title: International Journal of Electronics and Telecommunications - Year 2016, Vol 62, Issue 4
Abstract
In this paper, we proposed an efficient full adder circuit using 16 transistors. The proposed high-speed adder circuit is able to operate at very low voltage and maintain the proper output voltage swing and also balance the power consumption and speed. Proposed design is based on CMOS mixed threshold voltage logic (MTVL) and implemented in 180nm CMOS technology. In the proposed technique the most time-consuming and power consuming XOR gates and multiplexer are designed using MTVL scheme. The maximum average power consumed by the proposed circuit is 6.94µW at 1.8V supply voltage and frequency of 500 MHz, which is less than other conventional methods. Power, delay, and area are optimized by using pass transistor logic and verified using the SPICE simulation tool at desired broad frequency range. It is also observed that the proposed design may be successfully utilized in many cases, especially whenever the lowest power consumption and delay are aimed
Authors and Affiliations
Raushan Kumar, Sahadev Roy, Chandan Tilak Bhunia
Keywords
Related Articles
- EP ID EP200733
- DOI 10.1515/eletel-2016-0045
- Views 76
- Downloads 0
Enhanced European Coordination of Accelerator Research and Development – EuCARD2 – Global and Local Impact
Wide scale, European, infrastructural research projects on accelerator science and technology are under realization since 2003. CARE project was realized during the period 2003/4-2008, and next EuCARD during 2009-2013. N...
Determination of the Material Relative Permittivity in the UHF Band by Using T and Modified Ring Resonators
The complete methodology of designing T- and modified ring resonators in the UHF band are presented in the paper. On the basis of proposed algorithms, the dedicated software tool has been elaborated in order to determine...
Low-Power High-Speed Double Gate 1-bit Full Adder Cell
In this paper, we proposed an efficient full adder circuit using 16 transistors. The proposed high-speed adder circuit is able to operate at very low voltage and maintain the proper output voltage swing and also balance...
Comparison of Indoor/Outdoor, RSSI-Based Positioning Using 433, 868 or 2400 MHz ISM Bands
This paper compares accuracy of indoor positioning systems using one of three selected ISM bands: 433, 868 or 2400 MHz. Positioning is based on Received Signal Strength Indication (RSSI), received by majority of ISM RF m...
Classification of EEG Signals Using Quantum Neural Network and Cubic Spline
The main aim of this paper is to propose Cubic Spline-Quantum Neural Network (CS-QNN) model for analysis and classification of Electroencephalogram (EEG) signals. Experimental data used here were taken from seven differe...