High Performance 6-Stage MIPS RISC Pipelined Processor Architecture Design
Journal Title: International Journal of engineering Research and Applications - Year 2019, Vol 9, Issue 1
Abstract
Pipelining is a process of concurrent execution of instructions in sections overlapped for effective utilization of resources. In this paper, high performance 64 bit, 6 stage MIPS RISC processor is designed to enhance the speed and for better handling of the criticality of the pipelining process. The paper consists of several optimizing devices and methods which not only concentrate on low power and high speed but also curtail the hazards in a critical manner. In the comparison study, our proposed architecture has reduced power by 19% and enhanced speed by 12%, when compared to our nearest counterpart. The simulation results are carried out with Xilinx platform and proved the superiority of our model. The 3-D graphic representation employed through MATLAB tool.
Authors and Affiliations
P. Indira, M. Kamaraju
Keywords
Related Articles
- EP ID EP441062
- DOI 10.9790/9622- 0901011723.
- Views 115
- Downloads 0
Nano Materials- Emerging As Everyday Material and Processes
Nano science and nanotechnology are the study and applications of very small things. Nanomaterials can be used across in all the fields of science, such as chemistry, biology, physics, materials science, and engineering....
A Weighted Duality based Formulation of MIMO Systems
This work is based on the modeling and analysis of multiple-input multiple-output (MIMO) system in downlink communication system. We take into account a recent work on the ratio of quadratic forms to formulate the weight...
A Study on Properties of Paver Blocks Manufactured Using Different Percentage of Recycled Aggregates With Partial Replacement of Cement By Fly Ash”
The increasing difficulty in securing natural coarse for the production of concrete coupled with the environmental issues and social costs of unlimited extraction of natural aggregates makes the usage of recycled aggrega...
Human Face Detection and Tracking for Age Rank, Weight and Gender Estimation based on Face Images using Raspberry Pi Processor
This paper describes the technique for real time human face detection and tracking for age rank, weight and gender estimation. Face detection is involved with finding whether there are any faces in a given image and if t...
University Timetable Scheduling Using Genetic Algorithm Approach Case Study: Rajarata University OF Sri Lanka
This paper proposes a genetic algorithm approach for university timetable scheduling problem. The semester timetable of the Faculty of Technology, Rajarata University of Sri Lanka was scheduled using the above algorithm...