High Performance 6-Stage MIPS RISC Pipelined Processor Architecture Design
Journal Title: International Journal of engineering Research and Applications - Year 2019, Vol 9, Issue 1
Abstract
Pipelining is a process of concurrent execution of instructions in sections overlapped for effective utilization of resources. In this paper, high performance 64 bit, 6 stage MIPS RISC processor is designed to enhance the speed and for better handling of the criticality of the pipelining process. The paper consists of several optimizing devices and methods which not only concentrate on low power and high speed but also curtail the hazards in a critical manner. In the comparison study, our proposed architecture has reduced power by 19% and enhanced speed by 12%, when compared to our nearest counterpart. The simulation results are carried out with Xilinx platform and proved the superiority of our model. The 3-D graphic representation employed through MATLAB tool.
Authors and Affiliations
P. Indira, M. Kamaraju
Keywords
Related Articles
- EP ID EP441062
- DOI 10.9790/9622- 0901011723.
- Views 143
- Downloads 0
Green Radio Technique for Energy Efficient Wireless Networks with Hybrid Solar Wind System
Nowadays the number of users and the use of telecommunication systems are increasing rapidly and this result in greater demands on energy usage. Based on the extensive Life-cycle assessment (LCA) conducted by various net...
Adaptive Hold Aware Clock Gated MAC
This paper proposed the design of low power Multiply and Accumulate (MAC) Unit utilizing the techniques of Ancient Indian Vedic Mathematics that have been adjusted to enhance performance. The speed of MAC depends incredi...
Pyramidal Sum Labeling In Graphs
Let G = (V, E) be a graph with p vertices and q edges. A graph G is said to admit Pyramidal Sum labeling if its vertices can be labeled by nonnegative integers 0,1,2 … 𝑝𝑞 such that the induced edge labels obtained by the...
Security Implementation on EAV model using Negative database and Shuffling.
This Paper presents an improvised security mechanism for EAV (Entity Attribute Value) data model. EAV data model for data storage has been used in various information systems now days as it gives an advantage of data fle...
A Weighted Duality based Formulation of MIMO Systems
This work is based on the modeling and analysis of multiple-input multiple-output (MIMO) system in downlink communication system. We take into account a recent work on the ratio of quadratic forms to formulate the weight...