High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach

Abstract

Leakage power dissipation a major concern for scaling down portable devices. Improving high performance with reduced power consumption and chip area are the main constraint for designing VLSI CMOS circuits. In this paper, high performance and low power ONOFIC approach for VLSI CMOS circuits have been implemented. Mostly the concentrated part in deep sub micron regime is the power dissipation. Many techniques have been proposed for reducing leakage current in deep sub micron but with some limitations they are not suitable for actual requirements. Here we discussed two techniques named LECTOR & ONOFIC. The proposed On/Off Logic (ONOFIC) serves the needs for deep sub micron with its reduced power dissipation and increased performance in VLSI circuits. Thus the proposed ONOFIC approach results have been compared with the LECTOR technique and observed that the proposed technique improves the performance and reduce the power dissipation.

Authors and Affiliations

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha

Keywords

Related Articles

A Comparative Study of Cost in Trenchless Technology over Traditional Open-Cut Method in Laying Water Supply Pipeline for Mota Varachha, Surat City

As communities and regulators place build up demand on maintaining and make better infrastructure in cost effective and socially acceptable ways, there is an improve trend in the development and usage of trenchless techn...

Wireless Transmission of Electrical Power Overview of Recent Research & Development

The Aim Of This Research Work Is To Give A Overview Of Recent Researches And Development In The Field Of Wireless Power Transmission. The Methods Applied For Wireless Power Transmission Like Induction, Electromagnetic Tr...

Microstructure and phase transformation of nearly equiatomic Ni-Ti binary shape memory alloy

The phase transformation and microstructure behavior of Ni-Ti shape memory alloy was investigated by scanning electronic microscope, X-ray diffraction and differential scanning calorimetry. The results showed that the mi...

Multifunction Intelligent Headset

Personal sound systems have become an overwhelming trend of today’s lifestyle. Headsets have been developing throughout the years focusing on improving sound quality. The risks involved in using headsets especially on ro...

Biological Sequence Alignment - A Review

Bioinformatics is an emerging interdisciplinary research area that deals with the computational management and analysis of biological information. Genomics is the most important domain in bioinformatics which compares ge...

Download PDF file
  • EP ID EP390887
  • DOI 10.9790/9622-0703067176.
  • Views 102
  • Downloads 0

How To Cite

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha (2017). High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach. International Journal of engineering Research and Applications, 7(3), 71-76. https://europub.co.uk/articles/-A-390887