High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach

Abstract

Leakage power dissipation a major concern for scaling down portable devices. Improving high performance with reduced power consumption and chip area are the main constraint for designing VLSI CMOS circuits. In this paper, high performance and low power ONOFIC approach for VLSI CMOS circuits have been implemented. Mostly the concentrated part in deep sub micron regime is the power dissipation. Many techniques have been proposed for reducing leakage current in deep sub micron but with some limitations they are not suitable for actual requirements. Here we discussed two techniques named LECTOR & ONOFIC. The proposed On/Off Logic (ONOFIC) serves the needs for deep sub micron with its reduced power dissipation and increased performance in VLSI circuits. Thus the proposed ONOFIC approach results have been compared with the LECTOR technique and observed that the proposed technique improves the performance and reduce the power dissipation.

Authors and Affiliations

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha

Keywords

Related Articles

Thermal Diffusion and Hall Effects on MHD Flow Past an Impulsively Started Inclined Plate with Variable Temperature and Mass Diffusion in The Presence of Thermal Radiation

The effects of thermal diffusion and Hall current on unsteady magneto-hydrodynamic (MHD) flow past an impulsively started inclined plate with variable temperature and mass diffusion in the presence of radiation under the...

Analysis On High Rate GNSS Data Co-Seismic Response In Jiuzhaigou 7.0Ms Earthquake

Jiuzhaigou 7.0Ms Earthquake Occured At 13:19 8th August 2017 (UTC) In Sichuan Province, China. We Processed The High Rate (1Hz) Global Navigation Satellite System(GNSS) Data Of Stations In TwoHundred Kilometers Distance...

Pile-Raft-Soil Interaction Study by Finite Element Analysis

In the present work, a raft supported on a centrally located pile has been analyzed by through a Finite Element Model to predict the interaction behavior pile-raft and soil in piled raft foundation composite. Attempt has...

Preparation of ZrB2 -SiC based ceramics using MoSi2 as sintering aids and explanation using electronic theory of sintering – an elementary literature review

ZrB2 (zirconium diboride)-based ceramics reinforced by 15vol.% whiskers with high density were successfully prepared using MoSi2 as sintering aids. The effects of sintering condition and MoSi2 content on densification be...

Sample Surveying Studies and Sustainability on Education Buildings from the Ottoman Empire to the Republic Of Turkey

Most Of The Education Buildings Constructed During The Period Of The Ottoman Empire And The Republic Of Turkey Are Still Continuing Their Existence As The Buildings Serving For Benefit Of Education And Society. Even Thou...

Download PDF file
  • EP ID EP390887
  • DOI 10.9790/9622-0703067176.
  • Views 122
  • Downloads 0

How To Cite

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha (2017). High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach. International Journal of engineering Research and Applications, 7(3), 71-76. https://europub.co.uk/articles/-A-390887