High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach

Abstract

Leakage power dissipation a major concern for scaling down portable devices. Improving high performance with reduced power consumption and chip area are the main constraint for designing VLSI CMOS circuits. In this paper, high performance and low power ONOFIC approach for VLSI CMOS circuits have been implemented. Mostly the concentrated part in deep sub micron regime is the power dissipation. Many techniques have been proposed for reducing leakage current in deep sub micron but with some limitations they are not suitable for actual requirements. Here we discussed two techniques named LECTOR & ONOFIC. The proposed On/Off Logic (ONOFIC) serves the needs for deep sub micron with its reduced power dissipation and increased performance in VLSI circuits. Thus the proposed ONOFIC approach results have been compared with the LECTOR technique and observed that the proposed technique improves the performance and reduce the power dissipation.

Authors and Affiliations

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha

Keywords

Related Articles

Optimal Control of Nonlinear Inverted Pendulum SystemUsing fuzzy controller

An inverted pendulum is a pendulum that has its center of mass above its pivot point. It is unstable and without external support will fall over. It can be suspended stably in this inverted position by using a control sy...

Materials and Sustainability: the residual soil as an optimal construction material

This work aims to demonstrate the application of the process of geopolymerization to the manufacture of the soil-cement block (SCB) in order to obtain a geopolymerized soil block (GSB), since the production of soil block...

Fractional vision of the fluid-particle interaction and its models

Our analysis is based on the interaction of small particles and fluid, under the fractional vision of Navier-Stokes equations. A proposal for a relationship between Feigenbaum constant and spatial occupation index, throu...

Impression of (PEO+KBrO3+Plasticizer) Polymer Electrolyte as Carbon Monoxide Gas Sensor

Solid state polymer electrolytes have been prepared by with poly (ethylene oxide) (PEO), KBrO3 salt and plasticizer (Dimethyle Formamide [DMF]) by using solution – casting technique. These polymer electrolytes have been...

Customer Clustering Based on Customer Purchasing Sequence Data

Customer clustering has become a priority for enterprises because of the importance of customer relationship management. Customer clustering can improve understanding of the composition and charact eristics of customers,...

Download PDF file
  • EP ID EP390887
  • DOI 10.9790/9622-0703067176.
  • Views 133
  • Downloads 0

How To Cite

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha (2017). High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach. International Journal of engineering Research and Applications, 7(3), 71-76. https://europub.co.uk/articles/-A-390887