High Performance MAC Unit for FFT Implementation
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 1
Abstract
In this paper we have proposed an efficient way of implementing a Fast Fourier Transform (FFT) processor using high performance pipelined Multiply and Accumulate (MAC) unit. The multiplication unit is implemented using Modified Radix 4 Booth Multiplier algorithm. The proposed multiplier circuits are based on the modified Booth algorithm and the pipeline technique which are the most widely used to accelerate the multiplication speed. The adder unit is implemented using an area efficient Carry Select Adder (AECSA). As a result we can achieve lower area as compared with that of a normal Carry Select Look ahead Adder (CLSA). The implementation is done using Verilog HDL code. The simulation of the over all design is carried out using NC launch. The synthesis of our design is done using RTL compiler in Cadence. Analysis of the synthesis report shows the design to be of high performance and to be area optimised.
Authors and Affiliations
Tinju Tresa
Keywords
Related Articles
- EP ID EP115615
- DOI -
- Views 91
- Downloads 0
Securing Data Communication for Node Anonymization Using Location Information
MANET is a type of wireless ad-hoc network that usually has a routable networking environment. Mobile Ad Hoc Networks use unidentified routing protocols that hide node identities and routes from outside observe...
Human Brain with Emr of Cell Phone
ABSTRACT: Electromagnetic radiation produce by cell phone and the relationship with the human's health is not a new matter. From the time when the used of mobile (cell) phone had increased rapidly over th...
Design and experimental analysis of pipe in pipe heat exchanger
Pipe in pipe heat exchanger are used in industrial process to recover heat between two process fluids. The project carried out design of pipe in pipe heat exchanger having tube with fin and without fin. The fin...
Noise Removal with Morphological Operations Opening and Closing Using Erosion and Dilation
The mathematical operations are proposed in this paper. By using two mathematical operations erosion and dilation we can add and remove pixels. We can remove the noise or interference in power system. Opening a...
High Performance MAC Unit for FFT Implementation
In this paper we have proposed an efficient way of implementing a Fast Fourier Transform (FFT) processor using high performance pipelined Multiply and Accumulate (MAC) unit. The multiplication unit is implemented us...