Implementation of a High-Speed RSD Based ECC Processor with Vedic Multipliers

Abstract

In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba–Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high throughput addition/subtraction, which results in a short data path for maximized frequency, are implemented. We have proposed a novel recursive decomposition algorithm for addition to obtain high-throughput digit-serial implementation. The synthesis results for field programmable gate array (FPGA) and application specific integrated circuit (ASIC) realization of the proposed designs and competing existing designs are compared.

Authors and Affiliations

Chitra A, Sangeethalakshmi K, Prabhakar K

Keywords

Related Articles

DC-DC Converter Based SHE-PWM Technique Multilevel Inverter

This paper presents a Selective Harmonic Elimination-PWM technology (SHE-PWM) employing H-Bridge multilevel inverter configuration. In this method variable DC voltage is used and the lower order harmonics are eliminated...

Identification And Classification Of Noise In Converting A Document In Web Page

World Wide Web made the internet popular and attracted individuals /organizations to easily exchange information. Many web authoring tools were developed to create web documents fast and WYSIWYG way. On the other hand e...

Dynamics of Water Weed Eichhornia Crassipes: A Review

Water hyacinth (Eichhornia crassipes) an aquatic weed discovered more than 200 years back from south America with a massive spread throughout the world possessing a great challenge of its management, had shown a ray of...

Feasibility of Pipe Distribution Network (PDN) over Canal Distribution Network (CDN) For Irrigation

Water, which is a valuable, finite, renewable and shared resource required by various sectors, must be managed optimally. Stress due to scarcity of water is growing at an alarming rate. To reduce this stresses and to me...

Forecasting of Cotton Area, Production and Productivity using Trend analysis

The retrospective study was conducted to check the trend analysis of area, production and Productivity for Cotton in Tamil Nadu. The findings of the study are based on data during the years (1970 to 2012). Three Models...

Download PDF file
  • EP ID EP22156
  • DOI -
  • Views 193
  • Downloads 6

How To Cite

Chitra A, Sangeethalakshmi K, Prabhakar K (2016). Implementation of a High-Speed RSD Based ECC Processor with Vedic Multipliers. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(5), -. https://europub.co.uk/articles/-A-22156