Implementation of Area Efficient and High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters

Abstract

Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flipflops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.

Authors and Affiliations

Suda Sriram| M.Tech, Embedded Systems. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. sriramsuda@gmail.com, Ch. Kanakalingeswara Rao| Assistant Professor in ECE dept. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. klr_mani786@yahoo.co.in

Keywords

Related Articles

Transmitting Data Securely and Efficiently in Cluster-based Wireless Sensor Networks

The most critical issue in wireless sensor networks is Secure data transmission. The system performance of WSNs can be improved by Clustering which is an effective and practical way to. In this paper, we study a secur...

A Voltage Oriented Control Method for PV - Grid Interfaced Inverter by Using Advanced MPPT Algorithm

The output power of PV module varies with module temperature, solar irradiation and loads. And in order to quickly and accurately track the sun, it is necessary to track the maximum power point (MPP) all the time. An...

A different approach for improved Privacy of User Data and Images on Content Sharing Sites using(A3P)

Adaptive Privacy Policy Prediction (A3P) system to help users compose privacy settings for their images. Social networking sites such as Facebook,LinkedIn,etc give opportunities to share large amount of personal info...

The Quality Demonstration projected in Cloud supervisions

A defender amongst the preeminent vital current examinations inside of the Cloud Computing provisioning is that the Service Level Agreement and its application in ensuring the gave appropriated figuring organizations...

A New Effective Subject Extraction for Travel Package Suggestions

The new idea suggestion framework is applying in numerous applications.in this task investigate the online travel data of visitors to give customized travel bundle. Be that as it may, conventional suggestion framewor...

Download PDF file
  • EP ID EP16323
  • DOI -
  • Views 374
  • Downloads 18

How To Cite

Suda Sriram, Ch. Kanakalingeswara Rao (2014). Implementation of Area Efficient and High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters. International Journal of Science Engineering and Advance Technology, 2(9), 443-449. https://europub.co.uk/articles/-A-16323