Implementation of Area Efficient and High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters

Abstract

Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flipflops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.

Authors and Affiliations

Suda Sriram| M.Tech, Embedded Systems. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. sriramsuda@gmail.com, Ch. Kanakalingeswara Rao| Assistant Professor in ECE dept. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. klr_mani786@yahoo.co.in

Keywords

Related Articles

Detection of Behavioral Malware in Delay Tolerant Networks

Disruption-tolerant networking has gained currency in the United States due to support from DARPA, which has funded many DTN projects. Disruption may occur because of the limits of wireless radio range, sparsity of m...

Overseeing Automobiles through CAN bus with intact WiFi

In my paper I have presented to avoid calamities on boulevard areas. In this I can track through sensors for monitoring speed, Engine temperature and fuel consumption status. Adding up with the driving behavior like e...

An Efficient and Scalable Cloud Approach for Managing the Data in the Cloud

In spite of late advances in dispersed Resource Description Frame work (RDF) information administration, preparing a lot of RDF information in the cloud is still extremely difficult. Disregarding its apparently strai...

Modeling and Thermal Conduction and Static Analysis of an IC Engine Piston using CATIA V5 Tool and ANSYS

In now a days technology, diesel engine plays an important role in the transportation sector, agriculture pumping sets etc, where large amount of diesel consumed. But according to the ministry of petroleum, the petro...

Hybrid Source Based Transformer Coupled Bidirectional Dc-Dc Converter for Domestic Applications

Hybrid power system can be utilized to decrease energy storage necessities. There is expanding interest for the utilization of exchange or sustainable power sources to accomplish perfect and ease power for Residential...

Download PDF file
  • EP ID EP16323
  • DOI -
  • Views 345
  • Downloads 18

How To Cite

Suda Sriram, Ch. Kanakalingeswara Rao (2014). Implementation of Area Efficient and High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters. International Journal of Science Engineering and Advance Technology, 2(9), 443-449. https://europub.co.uk/articles/-A-16323