Implementation of Area Efficient and High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 9
Abstract
Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flipflops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.
Authors and Affiliations
Suda Sriram| M.Tech, Embedded Systems. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. sriramsuda@gmail.com, Ch. Kanakalingeswara Rao| Assistant Professor in ECE dept. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. klr_mani786@yahoo.co.in
Keywords
Related Articles
- EP ID EP16323
- DOI -
- Views 398
- Downloads 18
A New Modular Multilevel Inverter Topology of Reduced Components
Harmonic content of the yield voltage waveform diminishes as the quantity of yield voltage level increments. The primary focal points are lower Total Harmonic Distortion (THD), less weight on the power switches and h...
A Performance Analysis of Face Recognition Based on Artificial Neural Network
Face recognition is bearing in mind and recognizing a face of individual, like a visual pattern recognition that enables the system to verify or identify individual faces that is taken from imaging system. In this pa...
Gusts of Alteration From Hawker To Meta Cloud
The emergence of yet more cloud offerings from a multitude of service providers calls for a meta cloud to smoothen the edges of the jagged cloud landscape. This meta cloud could solve the vendor lock-in problems that...
A Fault Localization Algorithm To Isolate Faulty Devices and Rules
Network engineerspursue down bugs by means of the simplest tools and track down root causesusing a grouping of mount upinsight and perception. Debuggingnetworks is only fetching harder as networks are gettingbigger....
A Novel Multi-keyword Ranked Search System In encrypted and Synonym Queries supported Cloud
an enhancement we enhance the existing system and we propose the effective approach to solve the problem of multi keyword ranked search over encrypted cloud data synonym queries. The main contribution of summarized i...