Implementation of Area Efficient and High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 9
Abstract
Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flipflops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.
Authors and Affiliations
Suda Sriram| M.Tech, Embedded Systems. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. sriramsuda@gmail.com, Ch. Kanakalingeswara Rao| Assistant Professor in ECE dept. Joggaih Institute of Tech. & Engg. College of Engineering. Kalagampudi, West Godavari District. Andhra Pradesh, India. klr_mani786@yahoo.co.in
Keywords
Related Articles
- EP ID EP16323
- DOI -
- Views 392
- Downloads 18
A Security Measure That Quantify The Anonymity Of Different Systems
The basis ambiguity difficulty in wireless sensor networks is the trouble of studying methods that provide time and position privacy for events reported by sensor nodes. Time and location privacy will be used interch...
E-medicinal services frameworks are ever trendier, a lot of private information for restorative standard is involved, and people begin to value that they would totally lose sort out over their individual data once it...
Seismic Analysis And Design of Cantilever Retaining Walls
This project deals with analysis and design with an emphasis laid on effect of earthquake on an important soil retaining structure like cantilever retaining wall. This work also throws light on earthquake damages to...
Fusing Local Patterns Of Gabor Magnitue For Recognition System
Face recognition is a process of analyzing (or) comparing face with the previously stored face images. Training phase involves the collection of images and checking it for the presence of noise. A testing phase is a...
A NEW EXTENSIBLE KEY EXCHANGE SCHEME FOR WIRELESS SENSOR NETWORKS
A sensor network is confident of a large number of sensor nodes Sensor nodes are small, low-cost, low-power devices that have following performance communicate on short distances sense environmental data perform limi...