Implementation of Cmos Adder for Area & Energy Efficient Arithmetic Applications

Journal Title: American journal of Engineering Research - Year 2016, Vol 5, Issue 7

Abstract

The most fundamental arithmetic operation is addition which is used in a digital data path logic system. Arithmetic and logic units , Microprocessors ,etc. are some examples where we need to use arithmetic operations for processing data, for calculating addresses respectively .There are different architectures for building adder circuit .For example: 1)carry look ahead adder(CLA), 2)carry propagate adder(CPA), 3)carry save adder(CSA), & 4)carry select adder(CSLA) . Among these different architectures CSLA is a particular way of implementing adder that performs addition rapidly and are used for faster addition in many data processing processors .From observation of the carry select adder architecture we can see that there is scope for modification in order to significantly minimize the area and power consumed by the circuit. In this work we are going to propose simple and efficient modification at gate-level structure in CSLA. Based on this 16-, 32-bit square root CSLA (SQRT CSLA) have been developed & compared with regular structure. The proposed architecture design has reduced area & power consumption compared to regular structure with slight increase in delay. The evaluation of the proposed design is done based on delay, area & power performance metrics. The results show that proposed CSLA design is better than regular SQRT CSLA.

Authors and Affiliations

Prachi B. Deotale1 ,, Umesh W. Kaware2 ,, Chetan G. Thote3

Keywords

Related Articles

Importance of Cloud Computing In Web Mining

This paper deals the web mining using Cloud Computing Technology. Web mining includes how to extract the useful information from the web and gain knowledge using data mining techniques. Here so many resources and techniq...

Solution of Advection-Diffusion Equation for Concentration of Pollution and Dissolved Oxygen in the River Water by Elzaki Transform

In this article, a new integral transform called as Elzaki transform is used to solve the model consists of a couple of advection-diffusion equations. These advection-diffusion equations have much importance in chemistry...

A Novel High Performance Bridgeless Ac-Dc Boost Converter

A new single phase high performance bridgeless AC-DC Boost converter is proposed. The converter is made bridgeless by the use of two unidirectional switches and two diodes at the input ac side for power conversion for bo...

Modeling the Effect of Pollution on Dissolved Oxygen (Do) Content of River Benue in Makurdi Town

River Benue, one of the two major rivers in Nigeria is polluted due to human activities in the area and the environs. Samples were taken from different sources for the study. Field sampling, laboratory analysis and regre...

Irrigation-yield response factor of processing potato for different phonological growth stages

The yield response factor of processing potato (variety: BARI Alu-25 and BARI Alu-28) was determined from field experimental data conducted during two consecutive years (2013 and 2014) at Bangladesh Agricultural Research...

Download PDF file
  • EP ID EP403381
  • DOI -
  • Views 94
  • Downloads 0

How To Cite

Prachi B. Deotale1, , Umesh W. Kaware2, , Chetan G. Thote3 (2016). Implementation of Cmos Adder for Area & Energy Efficient Arithmetic Applications. American journal of Engineering Research, 5(7), 146-155. https://europub.co.uk/articles/-A-403381