Implementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata

Abstract

The Integrated Circuit Technology(IC) is growing day by day to improve circuit performance. Quantum dot cellular automata (QCA) is one of the noval technology in nano electronics, introduced to overcome the scaling limitations takes place in CMOS Technology. This technology is suitable for development of ultra-dense low-power high-performance digital circuits. In this paper we are implementing a 2:1 multiplexer using QCA followed by its application in the designing of a 1-bit parallel memory cell. A multiplexer is an effective element for the design of many significant circuits. All the drawbacks of CMOS technology should be improved by QCA technology, as there is no power loss and temperature effect. Using cascade connection of two 2:1 multiplexers, we are designing a 4:1 multiplexer. The simulation can be done and verified using QCA designer software.

Authors and Affiliations

B. Ramprasad, N. Sai vivek, K. Prashanth, MD. Azar

Keywords

Related Articles

Optimization Algorithms Used In Smart Grids and Comparison of Results

The electrical networks used today are established in 1883 according to the design principles published by Tesla. In time, due to the rapid development of technology has become unable to meet today's needs. In order to e...

Efficiency Research on Thermoelectric Generator of Vehicle Exhaust

The temperature of vehicle exhaust is high which carries off about 40 percent of the engine's total energy. Thermoelectric generation technology can convert waste thermal energy into electric energy for recovery and util...

Design and Development of Microcontroller Based Wireless Humidity Monitor

The wireless humidity monitor is widely used in several research laboratories, hospital’s store, industries for research, treatment and diagnosis of the patients, production, storing food and beverage etc. The aim of thi...

Water Wave Optimization Algorithm for solving Thermal Unit Maintenance Scheduling

Maintenance scheduling of generating units is considered one of the vital power system problem for providing power in a reliable and economic way. In order to improve the overall availability of the generating units, cha...

Design of A Low Power Dissipation Bandgap Voltage Reference Without Resistors

With the development of portable electronics, low power dissipation have become the main direction of current chip research, because Bandgap Reference (BGR) circuits are widely used in modern LSIs to generate a reference...

Download PDF file
  • EP ID EP387082
  • DOI 10.9790/1676-1202026171.
  • Views 158
  • Downloads 0

How To Cite

B. Ramprasad, N. Sai vivek, K. Prashanth, MD. Azar (2017). Implementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata. IOSR Journals (IOSR Journal of Electrical and Electronics Engineering), 12(2), 61-71. https://europub.co.uk/articles/-A-387082