Implementation Of Radix-10 Matrix Code Using High Speed Adder For Error Correction
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2016, Vol 5, Issue 5
Abstract
Memories are most widely used component in electronic systems. As CMOS technology scales down, multiple cell upsets (MCUs) are causing series issues in memory reliability. In order to protect data in memory, error detection and correction codes are used. The problem with existing error correction codes is that they are either single or double error correction codes. To overcome this issue, a radix-10 based matrix code can be used for multiple error detection to protect memory. This system uses an encoder and decoder section. In this paper, this approach further optimizes the delay with the use of fast adders like parallel prefix carry look ahead adder. A Comparison of radix-10 matrix code using different types of adders was made in order to reduce the delay. The design was modeled using verilog, simulated and synthesized using Xilinx ISE 14.7 and Cadence.
Authors and Affiliations
Grace Abraham, Nimmy M Philip, Deepa N R
Keywords
Related Articles
- EP ID EP28421
- DOI -
- Views 365
- Downloads 12
Key managing for data transfer to remote cooperative crews
The problem of efficiently and securely broadcasting to a remote cooperative group occurs in many newly emerging networks. A major challenge in devising such systems is to overcome the obstacles of the potentially li...
Reduction of the frequency offset influence in OFDM using an optimal PRS coding and MLSD
In this work a methodology for the synthesis of optimal correlative codes to reduce inter-carrier interference (ICI) in OFDM systems and maintain good BER performance at large frequency offsets is studied. For the sy...
Improved Diversity with Limited Feed back for more than two users
We consider interference cancellation for a system with more than two users when users know each other channels. The goal is to utilize multiple antennas to cancel the interference without sacrificing the diversity or...
Low Power Design of A SRAM Cell for Embedded Memory
This paper presents a new SRAM cell to reduce power consumption with the feedback technique by using Schmitt Trigger in the proposed circuitry design. By the proposed design we may reduce the power consumption and ar...
Estimation of Complexity of the Regenerator Placement Problem in Optical Networks
Placement of regenerators in optical networks has attracted the attention of recent research works in optical networks. In this problem, we are given a network with an underlying topology of a graph and with a set o...