Implementation Of Radix-10 Matrix Code Using High Speed Adder For Error Correction

Abstract

Memories are most widely used component in electronic systems. As CMOS technology scales down, multiple cell upsets (MCUs) are causing series issues in memory reliability. In order to protect data in memory, error detection and correction codes are used. The problem with existing error correction codes is that they are either single or double error correction codes. To overcome this issue, a radix-10 based matrix code can be used for multiple error detection to protect memory. This system uses an encoder and decoder section. In this paper, this approach further optimizes the delay with the use of fast adders like parallel prefix carry look ahead adder. A Comparison of radix-10 matrix code using different types of adders was made in order to reduce the delay. The design was modeled using verilog, simulated and synthesized using Xilinx ISE 14.7 and Cadence.

Authors and Affiliations

Grace Abraham, Nimmy M Philip, Deepa N R

Keywords

Related Articles

A Comparative Study for Slot-Loaded Compact Microstrip Antennas by Using Methods Based on FDTD, FEM and MoM

A comparativestudy on the performance of the computational electromagnetic methods (CEMs) namely finite difference time domain (FDTD), finite element method (FEM) and moment method (MoM) via their corresponding elect...

An Algorithmic Framework In Order To Deal With Efficient Resource Allocation In Overlay Routing

Overlay routing has been projected in latest years as an effectual way to attain convinced routing properties devoid of leaving into the extended and monotonous procedure of consistency and worldwide exploitation of...

Load frequency control in Microgrid

The objective of this paper is to design a Load Frequency Control (LFC) mechanism using a Battery Storage System (BSS) and Diesel Generation (DG) units for an isolated microgrid system. Load frequency control is impo...

Co-Operative Riskless Data Publishing Using Cpdp In Multi Colud

Cloud computing is a new and fast growing technology that offers an innovative, efficient and scalable business model for organizations to adopt various information technology (IT) resources i.e. software, hardware,...

A Stochastic Model to Evaluate The Performance of An IAAS Cloud System

Cloud systems are different from usual distributed systems.First of all; they are branded by an extremely big numeral of resources that can distance different administrative domains. Presentation assessment of cloud...

Download PDF file
  • EP ID EP28421
  • DOI -
  • Views 364
  • Downloads 12

How To Cite

Grace Abraham, Nimmy M Philip, Deepa N R (2016). Implementation Of Radix-10 Matrix Code Using High Speed Adder For Error Correction. International Journal of Research in Computer and Communication Technology, 5(5), -. https://europub.co.uk/articles/-A-28421