Improved Design of Low Power TPG Using LP-LFSR
Journal Title: International Journal of Computer & organization Trends(IJCOT) - Year 2013, Vol 3, Issue 4
Abstract
This paper presents a novel test pattern generator which is more suitable for built in self test (BIST) structures used for testing of VLSI circuits. The purpose of the BIST is to reduce power dissipation without affecting the fault coverage. The demonstrated test pattern generator reduces the switching activity among the test patterns at the most. In this method, the single input change patters generated by a counter and a gray code generator are Exclusive–ORed with the seed generated by the low powerl inear feedback shift register[LP-LFSR]. The proposed schemeis evaluated by using a 4x4 Braun array multiplier. TheSystem-On-Chip(SOC) approach is adopted for implementation on Alter a Field Programmable Gate Arrays(FPGAs) based SOC kits with Nios II soft-core processor. From the implementation results, it is verified that the testing power for the proposed method is reduced by a significant percentage.
Authors and Affiliations
Praveen Kasunde , Dr. K B ShivaKumar , Dr. M Z Kurian
An Efficient Algorithm to Obtain the Optimal Solution for Fuzzy Transportation Problems
In this paper we solve the Fuzzy Transportation problems by using a new algorithm namely EAVAM . We introduce an approach for solving a wide range of such problems by using a method which applies it for ranking of the fu...
Watermarking–A Novel Approach
The major growth of information technology is based on the growth of computer networks. The computer network diminished the entire global in a nutshell, via the internet and the intranet capabilities. In the recent year,...
FPGA based implementation of Interoperability of Wireless mesh Network and Wi-Fi
Wireless Mesh Networks (WMNs) is a key technology for next generation wireless networks, showing rapid progress and many new inspiring applications. IEEE 802.11s is the standard defined for WLAN mesh networks.One importa...
On Q-Fuzzy Normal Subgroups
In this paper, we introduce the concept of Q-fuzzy normal group and Q-fuzzy left ( right) cosets and discussed some of its properties.
Precision-Aware and Quantization of Lifting Based DWT Hardware Architecture
This paper presents precision-aware approaches and associated hardware implementations for performing the DWT. By implementing BP architecture and also presents DS design methodologies. These methods enable use of an opt...