Improved Design of Low Power TPG Using LP-LFSR
Journal Title: International Journal of Computer & organization Trends(IJCOT) - Year 2013, Vol 3, Issue 4
Abstract
This paper presents a novel test pattern generator which is more suitable for built in self test (BIST) structures used for testing of VLSI circuits. The purpose of the BIST is to reduce power dissipation without affecting the fault coverage. The demonstrated test pattern generator reduces the switching activity among the test patterns at the most. In this method, the single input change patters generated by a counter and a gray code generator are Exclusive–ORed with the seed generated by the low powerl inear feedback shift register[LP-LFSR]. The proposed schemeis evaluated by using a 4x4 Braun array multiplier. TheSystem-On-Chip(SOC) approach is adopted for implementation on Alter a Field Programmable Gate Arrays(FPGAs) based SOC kits with Nios II soft-core processor. From the implementation results, it is verified that the testing power for the proposed method is reduced by a significant percentage.
Authors and Affiliations
Praveen Kasunde , Dr. K B ShivaKumar , Dr. M Z Kurian
Keywords
Related Articles
- EP ID EP93785
- DOI -
- Views 120
- Downloads 0
Detection Of Brain Tumor Using Kernel Induced Possiblistic C-Means Clustering
Brain tumor is a major health problem throughout the world. Magnetic resonance imaging (MRI) scan can be used to produce image of any part of the body and it provides an efficient and fast way for diagnosis of the brain...
Performance Comparison of Eigen-faces vs. Fisher-faces for Face Recognition
Face recognition issue gained more interest recently due to its various applications and the demand of high security. In this paper two Face Recognition techniques, Eigen-faces commonly called Principal Component Analysi...
Touchless Written English Characters Recognition using Neural Network
Touchless written English character recognizer (TER), a new touchless approach to write and an intelligent approach to recognize English characters has been proposed in this paper. In TER, the inputs of English cha...
Cataloguing and Avoiding the Buffer Overflow Attacks in Network Operating Systems
The application software has a different dimension, size and intricacies is rising rapidly in current technology era and simultaneously increase a programming bugs also. The programming bugs cause vulnerabilities to the...
SE code optimization using Data Mining Approach
Data mining also holds promises for other software engineering processes, which have to deal with uncertainty and intangible data such as cost estimation, effort estimation and quality. It can also aid in interesti...