Logical Design of Quaternary Signed Digit Conversion Circuit and its Effectuation using Operational Amplifier

Abstract

In binary number system carry is a major problem in arithmetical operation. We have to suffer O(n) carry propagation delay in n-bit binary operation. To overcome this problem signed digit is required for carry free arithmetical operation. Further, literature reviews suggest that multi-valued logic (MVL) would be a better choice to address the problem of developing faster chips for performing faster computational operation. Quaternary Signed Digit (QSD) have a major contribution in higher radix (=4) carry free arithmetical operation. For digital implementation, the signed digit quaternary numbers are represented using 3-bit 2's compliment notation. In this paper, a simple and new technique of binary (2's compliment) to QSD conversion is proposed and described. Well-known operational amplifier (OPAMP) based digital to analog converter circuit is also given to verify the above technique.

Authors and Affiliations

Tanay Chattopadhyay , Tamal Sarkar

Keywords

Related Articles

Assessment of Reliability for Distribution Feeders on the Basis of Cost Analysis

In this fast growing world, automating a distributing system is an effective means of providing a reliable system. There is an increasing interest in the quantitative assessment of power system reliability worth and its...

Overall Control Strategy of Grid Connected to Wind Farm Using FACTS 

Wind energy is attracting more attention from researchers and even utilities due to its benefits as a clean and abundant source of energy. In this paper a comprehensive and intensive study of a wind farm connected to the...

Sustainable Programs for Inclusion of Low Income Customers and Energy Efficiency Education

Developing countries, especially the BRICS (Brazil, Russia, India, China and South Africa) set off a process of economic development and social inclusion, leading to the creation of a burgeoning middle class eager and ab...

PSO Based Optimal Placement and Setting of FACTS Devices for Improving the Performance of Power Distribution System

Power systems, under heavily loaded conditions, are at high risks of probable line outage and consequent voltage instability problem. Real power loss and voltage deviation minimization are reliable indicators of voltage...

Power Quality Improvement Using Dynamic Voltage Restorer

One of the important in a power system study is a power quality improvement. It will be important now due to preface the discrete industrial devices and sensitive loads. The main issues in a power quality are voltage sag...

Download PDF file
  • EP ID EP146117
  • DOI 10.9756/BIJPSIC.3130
  • Views 126
  • Downloads 0

How To Cite

Tanay Chattopadhyay, Tamal Sarkar (2012). Logical Design of Quaternary Signed Digit Conversion Circuit and its Effectuation using Operational Amplifier. Bonfring International Journal of Power Systems and Integrated Circuits, 2(4), 7-12. https://europub.co.uk/articles/-A-146117