Logical Design of Quaternary Signed Digit Conversion Circuit and its Effectuation using Operational Amplifier
Journal Title: Bonfring International Journal of Power Systems and Integrated Circuits - Year 2012, Vol 2, Issue 4
Abstract
In binary number system carry is a major problem in arithmetical operation. We have to suffer O(n) carry propagation delay in n-bit binary operation. To overcome this problem signed digit is required for carry free arithmetical operation. Further, literature reviews suggest that multi-valued logic (MVL) would be a better choice to address the problem of developing faster chips for performing faster computational operation. Quaternary Signed Digit (QSD) have a major contribution in higher radix (=4) carry free arithmetical operation. For digital implementation, the signed digit quaternary numbers are represented using 3-bit 2's compliment notation. In this paper, a simple and new technique of binary (2's compliment) to QSD conversion is proposed and described. Well-known operational amplifier (OPAMP) based digital to analog converter circuit is also given to verify the above technique.
Authors and Affiliations
Tanay Chattopadhyay , Tamal Sarkar
Keywords
Related Articles
- EP ID EP146117
- DOI 10.9756/BIJPSIC.3130
- Views 124
- Downloads 0
Investigation and Simulation of Phase to Ground Fault in DFIG based Wind Turbine System
With advent of wind farms in large scale and capacity continuously increasing, issues related to performance of the overall system needs to be addressed. Faults produced by wind turbine generator systems will impact not...
SEPIC Converter based Water Driven Pumping System by Using BLDC Motor
This paper stress on building up a Photovoltaic (PV) bolstered brushless DC engine (BLDC) driven water-pumping framework, which could render its application to water system. The BLDC engine drive has an edge over the cus...
Techniques of Power Phase-Noise Optimization of 2.4 / 4.8 GHz CMOS VCO with Switched Capacitor Array Using Bondwire Inductor
This paper presents theoretical analysis of the maximum operating frequency of proposed Source Degeneration (SD) and Conventional CML D-Latch are estimated. The approach is based on the voltage transfer function, which i...
Wireless Embedded System for Power Line Monitoring
The present day power systems combine various modes of generation, transmission and conversion. There is no unique system of monitoring the power frequency, faulted switching condition or the conversion switching phenome...
A Novel Power System Stabilization Technique using Advanced Genetic Algorithm Optimization Approach
In order to deal with wide range of operating environment and disturbance, Power System Stabilizers (PSS) should be developed with appropriate stabilization signals. Recently, stabilizing control techniques for the multi...