Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks

Abstract

Turbo codes have recently been considered for energy-constrained wireless communication applications, mainly because of low transmission energy consumption. In this project, we decompose the low complexity turbo decoder architecture into its most fundamental add compare select (ACS) operations and perform them using a novel lowcomplexity ACS unit. We proposed that our architecture employs power consumption in the order of 0.03mW power by dynamically using SB/DB Mode algorithm depending upon the Wireless Environment.

Authors and Affiliations

P. Vinothini,PG Student, S. Kaleeswari

Keywords

Related Articles

A Novel Virtual Grounding Based Read-Error Reduction Technique in SRAM

In this paper we are going to modify the Schmitt Trigger based SRAM for the purpose of more reduced power & area than the existing type of designs as well as the new design which is combined of virtual grounding with...

Resource & Quality Awareness Algorithm for Location Based Wireless Sensor Networks

Location monitoring refers to the system where the wireless sensor network odes counts the number of sensors which are capable of detecting the objects present in their sensing areas. Third party always monitor the pe...

ARM9 Based Real Time Embedded Network Video Capture And SMS Alerting system

In This paper, Network video capture system using friendly ARM9 board support package (BSP) S3C2440 is presented. This application system captures video, shares among networked systems and also alerts the controlling...

Noise Analysis of Multi input Quasi Floating Gate Using CMOS Inveter

In this paper the multiinput Quasi Floating gate is used for low voltage application.The Noise effect in the multi-input combined signal is somehow reuced by using Quasi Floating FET gates and by CMOS inverter. The N...

Bankruptcy Prediction of Financially Distressed Companies using Independent Component Analysis and Fuzzy Support Vector Machines

The aim of research is to model the dependency of enterprises on their financial ratios for predicting bankruptcy using artificial neural networks combined with fuzzy logic. A sample of companies which are financially...

Download PDF file
  • EP ID EP27785
  • DOI -
  • Views 228
  • Downloads 1

How To Cite

P. Vinothini, PG Student, S. Kaleeswari (2013). Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks. International Journal of Research in Computer and Communication Technology, 2(12), -. https://europub.co.uk/articles/-A-27785