High Speed Implementation Of Fused Floating Point Add-Subtract Unit

Abstract

Most universally useful processors (GPP) and application particular processors (ASP) utilize the coasting guide number-crunching due toward its wide and exact number framework. In any case, the coasting point operations require complex procedures, for example, arrangement, standardization and adjusting. To lessen the overhead, intertwined drifting point arithmetic units are introduced. High speed implementation of various fused-floating point add-subtract units are presented here. A fused floating-point add-subtract unit is proposed which has increased speed and reduced area compared to discrete floating- point adder. The proposed dual path add-subtract unit has increased performance than the fused floating-point addsubtract unit and this is achieved by employing a dual path algorithm. To further improve the speed, proposed architectures are implemented using six different adders and a comparative study is done. The fastest implementation is the dual path fused floating-point add-subtract unit using carry look ahead adder. The proposed designs are implemented for single precision and synthesized using Xilinx ISE 14.7.

Authors and Affiliations

Linsha L, Anoop E G, Benoy Abraham

Keywords

Related Articles

An Energy Balanced Routing Method Based On Adaptive Heed for Wireless Sensor Networks

We present a protocol, HEED (Hybrid Energy-Efficient Distributed clustering), that periodically selects cluster heads according to a hybrid of the node residual energy and a secondary parameter, such as node proximit...

HDRI (High Dynamic Range Image) Acquisition By Multiple Exposure Fusion

Innovative technologies in image capturing and image processing enable photographs with multiple exposures to be fused into high dynamic range images. Many such technologies came into existence. However, occasionally...

Advanced Power Allocation in OFDM Systems

In this project, we propose a power allocation strategy by utilizing the duality gap in OFDM systems for the maximization of the sum of data rates at all subcarriers. In order to achieve the maximum capacity, the prop...

Enhanced Intrusion Detection System with Mobile Agent

This electronic The widespread proliferation of Internet connections has made current computer networks more vulnerable to intrusions than before. In network intrusions, there may be multiple computing nodes that are...

Power Analysis of Concurrent Error Detection in Orthogonal Latin Squares Codec

One of the major drawbacks of the data transmission is existence of errors. These errors exist in the circuits for transmission, reception and data storage. Error correction codes (ECCs) are commonly used toprotect me...

Download PDF file
  • EP ID EP28422
  • DOI -
  • Views 387
  • Downloads 6

How To Cite

Linsha L, Anoop E G, Benoy Abraham (2016). High Speed Implementation Of Fused Floating Point Add-Subtract Unit. International Journal of Research in Computer and Communication Technology, 5(5), -. https://europub.co.uk/articles/-A-28422