High Speed Implementation Of Fused Floating Point Add-Subtract Unit

Abstract

Most universally useful processors (GPP) and application particular processors (ASP) utilize the coasting guide number-crunching due toward its wide and exact number framework. In any case, the coasting point operations require complex procedures, for example, arrangement, standardization and adjusting. To lessen the overhead, intertwined drifting point arithmetic units are introduced. High speed implementation of various fused-floating point add-subtract units are presented here. A fused floating-point add-subtract unit is proposed which has increased speed and reduced area compared to discrete floating- point adder. The proposed dual path add-subtract unit has increased performance than the fused floating-point addsubtract unit and this is achieved by employing a dual path algorithm. To further improve the speed, proposed architectures are implemented using six different adders and a comparative study is done. The fastest implementation is the dual path fused floating-point add-subtract unit using carry look ahead adder. The proposed designs are implemented for single precision and synthesized using Xilinx ISE 14.7.

Authors and Affiliations

Linsha L, Anoop E G, Benoy Abraham

Keywords

Related Articles

AR Simulated Camera

This paper provides an interactive idea for interior designing application using augmented reality (AR). Augmented reality merges real world and virtual world together. Due to the developing technology and lack of time,...

Design and Development of Multitasking Robot

A method for integrating real time obstacle avoidance capability in two-legged walking robots i.e.Biped using parallel leg mechanism. Elaborating the way of different task assign to a robot i.e., introducing a multit...

Analysis of Four Stage Encryption

Four Stage Encryption generates the output alphabet from a given input alphabet. The size of the output alphabet depends upon the key K0. Unless this key is known, it is difficult to guess the size of the output alph...

Performance Analysis of Two Methods for Dimension Reduction in Face Recognition

Face recognition has been a fast growing, challenging and interesting area in real time applications. This work aims to compare the two renowned techniques of feature dimension reduction on the basis of the classific...

LD: A Leak Detector Mechanism For Finding Misbehaving Nodes In MANETS

MANET is a collection of mobile nodes equipped with both a wireless-transmitter and receiver that communicate with each other via bi-directional wireless links either directly or indirectly. Due to the open medium an...

Download PDF file
  • EP ID EP28422
  • DOI -
  • Views 363
  • Downloads 6

How To Cite

Linsha L, Anoop E G, Benoy Abraham (2016). High Speed Implementation Of Fused Floating Point Add-Subtract Unit. International Journal of Research in Computer and Communication Technology, 5(5), -. https://europub.co.uk/articles/-A-28422