Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology

Journal Title: UNKNOWN - Year 2013, Vol 2, Issue 7

Abstract

Analog to Digital Converter (ADC) is developed for operating at ultra low supply votages. Circuit is realized in 180 nm CMOS technology. The pre-simulation of ADC has been achieved on Caadence Virtuoso . The purpose of this work to develope a biomedical application. The research is focused on the design of ADC with sampling rate 100KS/s. It has very low cost and high speed technology with relative medium resolution and accuracy . This implies it posseses a good trade off between speed and cost. R2R DAC is used with a different approch in which matching of resistors is more easier than a conventional ADC.

Authors and Affiliations

Keywords

Related Articles

A Review Paper on Frequency Compensation of Transconductance Operational Amplifier (OTA)

In this brief, types of frequency compensation for operation transconductance amplifier are explained in detail. Compensation which is used to enhance frequency stability of the OTA, and to make gain and phase linear for...

Track Etched Membranes for Electronic Applications

"Track etched membrane due to its simplicity, small geometry, controllable diameter and length of pores and permanent maintenance of nuclear records offers many exciting applications in various fields of science and tech...

An Optimal Approach to Load Balancing in Cloud Computing Based On Comparative Study and Analysis

Cloud Computing is the latest paradigm in the vast and rapidly expanding computing and Information Technology industry. Cloud computing refers to the practice of using a large number of remote servers that are connected...

Theoretical Estimation of Algal Biomass Potential and Lipid Productivity for Biofuel Production in Ethiopia

This study identifies three regions of Ethiopia in each continent for algal biomass cultivation considering both sunlight and local climatic conditions. The meteorological data, sunlight, and air temperature information...

Low Power, Noise-Free Divided By 4/5 Counter Using Domino Logic: A Survey

Reduction of propagation delay is very important for high speed applications. This paper gives an idea about the delay reduction on divided-by-4/5 counter. The delay is reduced by domino logic. Dynamic domino logic circu...

Download PDF file
  • EP ID EP337443
  • DOI -
  • Views 74
  • Downloads 0

How To Cite

(2013). Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology. UNKNOWN, 2(7), -. https://europub.co.uk/articles/-A-337443