Low Power Design Techniques in CMOS Circuits : A Review

Abstract

In the design of digital integrated circuits, power consumption is an important criterion. That indicates that low power circuits are now a days, emerging as an utmost priority in modern VLSI design. This is in contrast with the early 70s, when providing high speed operation with the least area was the main aim of design. But of course, other factors like area, propagation delay, leakage current etc. also can not be ignored in the design process. Out of these techniques, some are quite efficient in reducing static (leakage) power .This paper is prepared to review the available low power design techniques that are pivotal in designing various digital circuits.

Authors and Affiliations

Agrakshi Mehta, Suman Rani

Keywords

Related Articles

A Lossless Color Image Compression-Hierarchical Prediction & Context Adaptive Coding

This paper introduces a algorithm of hierarchical prediction and context-adaptive arithmetic coding for the lossless compression of an RGB image. RGB image is first transformed to YCuCv by a reversible color transform(R...

Lagrangian Decomposition Approach Based Voltage Security Constrained Unit Commitment

As the electrical industry increases many problems arises in controlling the generating units. Unit commitment decides which unit to operate during a certain period time. The objective of the unit commitment is to find...

Analysis and Optimal Utilization of Series Inverter UPQC for Simultaneous Voltage Sag/Swell and Load Reactive Power Compensation

The analysis and optimal utilization of series inverter unified power quality conditioner (UPQC) for simultaneous voltage sag/swell and load reactive power compensation are presented in this paper. The main objective of...

Performance Analysis of Flat Plate Solar Water Collector using Trapezoidal shape and Semicircular Tubes

The flat plate collector forms the heart of any solar energy collection systems designed for operation in the low temperature range, from ambient to 60oc, or the medium temperature range, from ambient to 100oc. A well e...

Effects of Web based Tool on Academic Achievement in Reference to Social Intelligence amongst Grade XI Students

This study aimed to investigate the effects of the online course tool, specifically wikis the built-in facilities of editing and discussions as computer-mediated communication integrated in e-learning environments on im...

Download PDF file
  • EP ID EP19616
  • DOI -
  • Views 292
  • Downloads 7

How To Cite

Agrakshi Mehta, Suman Rani (2015). Low Power Design Techniques in CMOS Circuits : A Review. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(2), -. https://europub.co.uk/articles/-A-19616