Low Power Design Techniques in CMOS Circuits : A Review

Abstract

In the design of digital integrated circuits, power consumption is an important criterion. That indicates that low power circuits are now a days, emerging as an utmost priority in modern VLSI design. This is in contrast with the early 70s, when providing high speed operation with the least area was the main aim of design. But of course, other factors like area, propagation delay, leakage current etc. also can not be ignored in the design process. Out of these techniques, some are quite efficient in reducing static (leakage) power .This paper is prepared to review the available low power design techniques that are pivotal in designing various digital circuits.

Authors and Affiliations

Agrakshi Mehta, Suman Rani

Keywords

Related Articles

Mathematical Modeling and Simulation of Switched Reluctance Motor

The SRM motors are simple in construction structure. The switched reluctance motor has high torque, high reliability and inexpensive manufacturing cost. This paper describes the mathematical model of SRM motor and its w...

Effect of change of substrate on I shape patch antenna using slots and stub for wireless applications

in this paper an rectangular patch whose top corner has been cut and I shape slot, L shape slot along with stub is introduced. The substrate Duroide is used for the designed antenna with dielectric constant 2.2 and thic...

Remote Monitoring Of Vital Signs in Chronic Heart Failure Patients Using Zigbee

In an increasingly busy world people have no time to even to attend their health. In such a situation people often ignore routine checkups that are necessary especially for patients with heart failure. We proposes a mod...

Distributed Operating System

A distributed system is a collection of independent computers that appear to the users of the system as a single computer. The distributed operating system has two aspects. The first one deals with hardware: the machine...

Audio Watermarking Based on Empirical Mode Decomposition

an audio watermarking based on Empirical mode decomposition is proposed. The watermark is embedded in the final residual because of the intrinsic feature of the final residual. The audio signal is divided into set of fr...

Download PDF file
  • EP ID EP19616
  • DOI -
  • Views 231
  • Downloads 7

How To Cite

Agrakshi Mehta, Suman Rani (2015). Low Power Design Techniques in CMOS Circuits : A Review. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(2), -. https://europub.co.uk/articles/-A-19616