Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes

Abstract

Radio communication exhibits the highest energy consumption in wireless sensor nodes. The sensor networks are intended to support a variety of applications . Providing sensor network with flexible nodes design will make possible to support a variety of application . In these paper we currently they are designed around off the shelf low power microcontrollers, But by employing a more appropriate processing element , the energy consumption can be significantly reduced. This paper describes the design and implementation of newly proposed folded – tree architecture for on – the node data processing in wireless sensor networks using Berunt – kung Parallel prefix operation and data locality in hardware . Due to Berunt – Kung parallel prefix architecture it reduces the number of logic cells and delay is more . This paper is implemented and simulated in Xilinx ISE software and resulted are observed . Limited data set by pre – processing with parallel –prefix operations, reuseability with floding technique .

Authors and Affiliations

Kamanuru Naga Dasaradha, Putha Pavankumar Reddy

Keywords

Related Articles

Effect of Moderators on Determinants: A Case Study of Technology Acceptance Models

From a few decades, studies has been conducted on various technology acceptance models to predict user acceptance of information technologies. These days various types of tools and information technologies are used i...

Local Sharing of Multiple Torrents in Peer to Peer System

The rapid growth traffic of Peer-toPeer applications, especially BitTorrent, is putting a lot of pressure to Internet Service Providers. In this paper, we examine the existence of the locality through a large-scale hy...

A Reliable Image Steganography with Image Clustering and Robust Steganography using IWT

Steganography is the science that includes imparting mystery information in a suitable sight and multimedia bearer, e.g., picture, sound, and video records. In this paper, we propose a changed secure steganography pla...

Implementation and Analysis of Image Contrast Enhancement using Gaussian Mixture Model

In this paper, we propose a new global contrast enhancement algorithm using the histogram color and depth images. On the basis of the histogram-modification framework, the color and depth image histograms are first p...

Hybrid SVM Data mining Techniques for Weather Data Analysis of Krishna District of Andhra Region

Weather Prediction is the application of science and technology to estimate the state of atmosphere at a particular spatial location. Due to the availability of huge data researchers got interest to analyze and forec...

Download PDF file
  • EP ID EP28016
  • DOI -
  • Views 242
  • Downloads 0

How To Cite

Kamanuru Naga Dasaradha, Putha Pavankumar Reddy (2014). Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes. International Journal of Research in Computer and Communication Technology, 3(9), -. https://europub.co.uk/articles/-A-28016