Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes

Abstract

Radio communication exhibits the highest energy consumption in wireless sensor nodes. The sensor networks are intended to support a variety of applications . Providing sensor network with flexible nodes design will make possible to support a variety of application . In these paper we currently they are designed around off the shelf low power microcontrollers, But by employing a more appropriate processing element , the energy consumption can be significantly reduced. This paper describes the design and implementation of newly proposed folded – tree architecture for on – the node data processing in wireless sensor networks using Berunt – kung Parallel prefix operation and data locality in hardware . Due to Berunt – Kung parallel prefix architecture it reduces the number of logic cells and delay is more . This paper is implemented and simulated in Xilinx ISE software and resulted are observed . Limited data set by pre – processing with parallel –prefix operations, reuseability with floding technique .

Authors and Affiliations

Kamanuru Naga Dasaradha, Putha Pavankumar Reddy

Keywords

Related Articles

A Real Time Implementation of High Speed Data Transmission using Aurora Protocol on Multi-Gigabit Transceivers in Virtex-5 FPGA

This paper proposes a design and implementation of high speed data transmission of 128 bit data serially at the rate of 3.125Gbps using architectural features of virtex-5 FPGA. The data transmission and reception is c...

Embedded Automated Vehicle Location System

A GPS tracking unit is a device that uses the Global Positioning System to determine the location of a vehicle, person, or other asset to which it is attached and to record the position of the asset at regular interv...

Modeling A New Architecture Of Area Delay Efficient 2-D Fir Filter Using VHDL

This paper presented memory footprint and combinational complexity for two - dimensional finite impulse response (FIR) filter to get the systematic design strategy to obtain areadelay-power-efficient architectures. Ba...

Live Activity Index To Gather Effective Live Traffic Broadcasting To Users

A few online services give live movement information by dissecting gathered information from street sensors, activity cameras, and group sourcing strategies, for example, Google-Map, Navteq, INRIX Traffic Information...

VHDL Implementation of High Speed Fault Injection Tool for testing FPGA based designs

Fault injection is mainly used to test and evaluate the fault-tolerance based designs. In current VLSI technology fault injection has become a popular technique for experimentally determining dependability parameters...

Download PDF file
  • EP ID EP28016
  • DOI -
  • Views 248
  • Downloads 0

How To Cite

Kamanuru Naga Dasaradha, Putha Pavankumar Reddy (2014). Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes. International Journal of Research in Computer and Communication Technology, 3(9), -. https://europub.co.uk/articles/-A-28016