LUT Based Generalized Parallel Counters for State-of-art FPGAs

Journal Title: Elektronika - Year 2017, Vol 21, Issue 1

Abstract

Generalized Parallel Counters (GPCs) are frequently used in constructing high speed compressor trees. Previous work has focused on achieving efficient mapping of GPCs on FPGAs by using a combination of general Look-up table (LUT) fabric and specialized fast carry chains. The resulting structures are purely combinational and cannot be efficiently pipelined to achieve the potential FPGA performance. In this paper, we take an alternate approach and try to eliminate the fast carry chain from the GPC structure. We present a heuristic that maps GPCs on FPGAS using only general LUT fabric. The resultant GPCs are then easily re-timed by placing registers at the fan-out nodes of each LUT. We have used our heuristic on various GPCs reported in prior work. Our heuristic successfully eliminates the carry chain from the GPC structure with the same LUT count in most of the cases. Experimental results using Xilinx Kintex-7 FPGAs show a considerable reduction in critical path and dynamic power dissipation with same area utilization in most of the cases.

Authors and Affiliations

Burhan Khurshid

Keywords

Related Articles

Epilepsy Detecting and Halting Mechanism Using Wireless Sensor Networks

Epilepsy is a condition that affects thousands of people worldwide. In the laboratory setting, it becomes difficult to monitor patients and analyze when the next seizure would recur. Although algorithms have been propose...

From Theory to Development: Role of Multiphysics Modeling and its Effect on Education in Electronics

Electronics engineering is a very rapidly growingfield, as the time passes the requirement of more advance technologiesincrease. There are a lot of institutions and universitiesaround the world that provide quality educa...

Implementing Master Program on Digital Broadcasting and Broadband Technologies

The paper presents the mid-term results of the implementation of Master study program on Digital Broadcasting and Broadband Technologies in Western Balkans countries. In this period the teaching courses are developed and...

Application of Artificial Neural Networks in Electronics

In this paper we will give short overview of different applications of artificial neural networks in electronics. Artificial neural networks are shown to be universal approximators, so they were successfully used in appl...

Statistical Analysis of Multiple Access Interference in Chaotic Spreading Sequence Based DS-CDMA Systems

This paper presents a statistical analysis of multiple access interference (MAI) in Direct Sequence Code Division Multiple Access (DS-CDMA) communication systems based on different types of chaotic spreading sequences. T...

Download PDF file
  • EP ID EP360842
  • DOI 10.7251/ELS1721003K
  • Views 90
  • Downloads 0

How To Cite

Burhan Khurshid (2017). LUT Based Generalized Parallel Counters for State-of-art FPGAs. Elektronika, 21(1), 3-11. https://europub.co.uk/articles/-A-360842