Macs: A Highly Customizable Low-Latency Communication Architecture

Abstract

Networks-on-chips (NoCs) are an increasingly popular communication infrastructure in single chip VLSI design for enhancing parallelism and system scalability. Processing elements (PEs) connect to a communication topology via NoC switches, which are responsible for runtime establishment and management of inter-PE communication channels. Since NoC switch design directly affects overall system performance and exploited communication parallelism, much previous work focuses on efficient NoC switch design. In this paper we present ‘MACS— a Minimal Adaptive routing Circuit Switching’ based switch for a two-dimensional mesh topology NoC highly parametric NoC switch architecture that provides reduced data transfer latency, increased designer flexibility, and scalability as compared to previous architectures by combining and enhancing several NoC design strategies. MACS enhances inter-PE communication using a circuit switching technique with minimal adaptive routing and a simple and fair path resolution algorithm to maximize bandwidth utilization. Our main idea is to avoid communication failures among the nodes and hence increasing the speed of processing and maintain throughput. The source code is written in Verilog. The designed router is synthesized in XILINX ISE 12.2 and simulation is carried out by using ModelSim 10.1 the design is implemented in Altrea Cyclone IV FPGA .

Authors and Affiliations

Ashwini P Mallipatil, S. Rekha, Vivekanand M Bonal

Keywords

Related Articles

Performance investigation of axial flow compressor at different climatic conditions

This paper discusses the effect on axial-flow compressor, when climatic conditions are changing. Ensuring compressor run at maximum effectiveness is a primary aim for operators. In the existing economic climate, whateve...

Operating Three Phase Induction Motor on Single Phase Supply (For Star Connection)

This research is purposed to established a new method is simple and good to operate the three phase induction motor on single phase power by using capacitor. The research was conducted at laboratory of “AG ELECTRO SERVI...

Modelling & Analysis of Shunt Active Power Filter for Thd Reduction of Input Source Current in 12-Pulse Rectifier Circuit Load

In this paper we have presented a MATLAB-SIMULINK model of Shunt Active Power Filter, and 12-pulse rectifier circuit. We have discussed the design of the 12-pulse rectifier for input harmonics reduction with negligible...

Car Collision Avoidance System

A collision avoidance system is an automobile safety system designed to reduce the rigorousness of a collision. Also known as precrash system, forward collision warning system, or collision mitigating system. It uses ra...

Multiplier Using Canonical Signed Digit Code

Real-time implementation of many digital signal processing (DSP) algorithms and multimedia applications are limited by the available speed, energy efficiency, and area requirement of multiplication. This is the major dr...

Download PDF file
  • EP ID EP24337
  • DOI -
  • Views 309
  • Downloads 12

How To Cite

Ashwini P Mallipatil, S. Rekha, Vivekanand M Bonal (2017). Macs: A Highly Customizable Low-Latency Communication Architecture. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24337