Multilevel Power Estimation Of Benchmark Circuit Using Neural Algorithm

Abstract

Dissipation of power has emerged as one of the very important design constraints as the complexity of VLSI circuits has been increased. Now low power designs are generally preferred in various applications. In order to estimate the power consumption of the entire design correctly, an accurate memory power model is needed. In earlier days power estimation was made at the higher levels of design flow. Lookup table was the approach for power modeling, but lookup tables may become infeasible for large circuits because the table size would increase exponentially to meet the accuracy requirement. Multilevel power estimation is done at different levels of abstraction including the Register Transfer Level (RTL), the gate and the transistor level. These levels give the detailed information of the circuit. For complex digital circuits, building their power models is a popular approach to estimate their power consumption. The work introduces the power modeling approach using neural networks to learn the relationship between power dissipation and input/output characteristic vector during simulation. The neural power models have high accuracy because they can automatically consider the non-linear power distributions. More importantly our neural power model is very simple and straightforward and it does not require any transistor-level or gate-level description of the circuits

Authors and Affiliations

Sarita Chauhan| Head, Department of ECE M.L.V.T.E.C. Bhilwara Bhilwara (Rajasthan), India, Bhavesh Prajapat| Student, Department of ECE M.L.V.T.E.C. Bhilwara Bhilwara (Rajasthan),India

Keywords

Related Articles

FPGA Based Implementation of Genetic Algorithm Using VHDL

The research on genetic algorithm is normally concentrate on software Implementation, which is always restricted in term of high real time by computer system because it is serial calculation. This paper introduces a hard...

Evaluation of Proactive and Reactive Routing In Vehicular Ad Hoc Networks

Vanets are new emerging and challenging technology that makes an improvisation in traffic safety and efficiency. The constant growth of automobile industry is increasing the demand for car safety and the car to car conne...

Assigning Subjects to Teachers Using Apriori Algorithm

Data mining is a computerized technology that uses complicated algorithms to find relationships in large data bases Extensive growth of data gives the motivation to find meaningful patterns among the huge data. Aprior...

Techniques Adopted for Containment of Polymorphic Worms – A Review

Development in the computer network technology has also widened its application in the field of education, science and business. But for such a media insecurity exists due to polymorphic worms. It is necessary to evade s...

Overlap Wavelet Transform for Image Segmentation

A new color image segmentation approach based on OWT is presented in this work. OWT extracts wavelet features which give a good separation of different patterns. Moreover the proposed algorithm uses morphological oper...

Download PDF file
  • EP ID EP8406
  • DOI -
  • Views 304
  • Downloads 19

How To Cite

Sarita Chauhan, Bhavesh Prajapat (2014). Multilevel Power Estimation Of Benchmark Circuit Using Neural Algorithm. International Journal of Electronics Communication and Computer Technology, 4(3), 668-671. https://europub.co.uk/articles/-A-8406