Multilevel Power Estimation Of Benchmark Circuit Using Neural Algorithm

Abstract

Dissipation of power has emerged as one of the very important design constraints as the complexity of VLSI circuits has been increased. Now low power designs are generally preferred in various applications. In order to estimate the power consumption of the entire design correctly, an accurate memory power model is needed. In earlier days power estimation was made at the higher levels of design flow. Lookup table was the approach for power modeling, but lookup tables may become infeasible for large circuits because the table size would increase exponentially to meet the accuracy requirement. Multilevel power estimation is done at different levels of abstraction including the Register Transfer Level (RTL), the gate and the transistor level. These levels give the detailed information of the circuit. For complex digital circuits, building their power models is a popular approach to estimate their power consumption. The work introduces the power modeling approach using neural networks to learn the relationship between power dissipation and input/output characteristic vector during simulation. The neural power models have high accuracy because they can automatically consider the non-linear power distributions. More importantly our neural power model is very simple and straightforward and it does not require any transistor-level or gate-level description of the circuits

Authors and Affiliations

Sarita Chauhan| Head, Department of ECE M.L.V.T.E.C. Bhilwara Bhilwara (Rajasthan), India, Bhavesh Prajapat| Student, Department of ECE M.L.V.T.E.C. Bhilwara Bhilwara (Rajasthan),India

Keywords

Related Articles

Voice Based Elderly Assistance Using Wireless Technology

The voice controlled wheel robot system needs to make use of the latest technological components available. In this paper, we present the design and implementation of a voice based wheel chair system where communication...

A Novel Approach To Facial Feature Extraction And Face Recognition

We present an approach to the detection and recognition of human face and propose a face recognition system which detects a face in a given test image, extracts features from the test image and then recognizes the pe...

Design Of Wide Band Microstrip Bandstop Filter With Open-Circuited Stubs For Wireless Communication Applications

Filters play an important role in most RF and Microwave applications. Currently, the electromagnetic spectrum is limited, and the applications are restricted to occupy just a portion of frequency range without affecting...

16nm planar process CMOS SRAM cell design: Analysis of Operating Voltage and Temperature Effect

Purpose: CMOS devices are scaling down to nano ranges resulting in increased process variations and short channel effects which not only affect the reliability of the device but also performance expectations. The SRAM de...

Geometric Routing Protocol based on Genetic Algorithm for Minimized Delay in MANETs

Mobile Ad hoc Networks are consisting of mobile nodes having limited radio range and bandwidth without having any fixed infrastructure. Thus to deliver the message from source to destination does not only require to esta...

Download PDF file
  • EP ID EP8406
  • DOI -
  • Views 347
  • Downloads 19

How To Cite

Sarita Chauhan, Bhavesh Prajapat (2014). Multilevel Power Estimation Of Benchmark Circuit Using Neural Algorithm. International Journal of Electronics Communication and Computer Technology, 4(3), 668-671. https://europub.co.uk/articles/-A-8406