16nm planar process CMOS SRAM cell design: Analysis of Operating Voltage and Temperature Effect

Abstract

Purpose: CMOS devices are scaling down to nano ranges resulting in increased process variations and short channel effects which not only affect the reliability of the device but also performance expectations. The SRAM design uses the smallest transistors possible and is also susceptible to reliability issues and process variations, making it an ideal benchmark circuit to compare the two technologies [1]. Low power static-random access memories (SRAM) have become a critical component in modern VLSI systems. They occupy a large portion of area and accounts for a major component of power consumption in today’s VLSI circuits. In this paper we intend to analyse the performance of a traditional 6T SRAM cell of 16nm Complementary Metal Oxide Semiconductor (CMOS) technology with change in Operating Voltage and Temperature. Aim: The aim of the paper is to study the effect of the SNM dependencies on the operating voltage and temperature Approach: Conventional 6T SRAM are designed using predictive technology model developed by Arizona State University [2] of 16nm planar Low Power CMOS and variation of SNM with operating voltage and temperature are simulated and studied using hspice. Findings: Variations in the operating voltages and temperature strongly impact the stability of an SRAM cell at 16nm. Comparative study is done for predictive 16nm based conventional 6T SRAM cell by varying operating voltage and temperature. A methodology to select operating voltage is suggested which can be used in an early stage of a design cycle to optimise stability margins in nanometer regime

Authors and Affiliations

Rohit Sharma| Reseach Scholar ECE Department, MMMEC, Gorakhpur, UP, India, R. K. Chauhan| Associate Professor ECE Department, MMMEC, Gorakhpur, UP, India

Keywords

Related Articles

A Survey: Feature Extraction Methods for Iris Recognition

The biometrics is the study of physical traits or behavioral characteristics of human include items such as finger prints, face, hand geometry, gait, keystrokes, voice and iris. Among the biometrics, iris has highly accu...

Reconstruction of Cloud Contaminated Remote Sensing Images Using Inpainting Strategy

This paper focuses a method for cloud detection and their reconstruction technique. Detecting these portions of an image and then filling in the missing data is an important photo editing work. The filling-in approach su...

Knowledge Transfer of Experienced Exploratory Testers in Real Operational Setting

Test combinations executed by exploratory testers are of utmost importance towards error detection and cannot be designed by test case based or scripted techniques. Tests are designed and executed at the same time, a...

Study and Performance Analysis of a General MIMO-OFDM System for Next Generation Communication Systems

OFDM may be combined with multiple antennas at both the access point and mobile terminal to increase diversity gain and/or enhance system capacity on a time-varying multipath fading channel, resulting in a multiple-input...

Classification of Fiber Optical Sensors

Fiber optics sensor technology offers different parameter measurements such as strain, pressure, temperature, current and many more things. For that different type of sensors are used and these sensors converts these par...

Download PDF file
  • EP ID EP8366
  • DOI -
  • Views 331
  • Downloads 23

How To Cite

Rohit Sharma, R. K. Chauhan (2013). 16nm planar process CMOS SRAM cell design: Analysis of Operating Voltage and Temperature Effect. International Journal of Electronics Communication and Computer Technology, 3(5), 485-488. https://europub.co.uk/articles/-A-8366