Multistage Implementation of 64x Interpolator 

Abstract

This paper presents the design consideration and simulation of interpolator suitable for delta sigma D/A converter. The proposed structure uses the half band filer & Sinc filter using the MATLAB Tool. Experimental result shows that proposed interpolator achieves the design specification, and also has good noise rejection capabilities. The interpolator accepts the input at 44.1 kHz for applications like CD, SACD & DVD audio. The interpolation filter can be applied to the delta sigma DAC and is fully functional. To reduce the hardware requirement in terms of multiplier we used the Sinc filter whose structure is cascaded integration & combination (Multiplier free). The filter coefficients were generated with the help of MATLAB & the MATLAB generated (HDL Coder) VHDL code is synthesized in Xilinx ISE 13.1 for the Xilinx VERTEX6 FPGA chip. The achieved frequency of operation for the multistage 64x interpolator is 26.112 MHz. The experiment includes the simulation of the proposed interpolator for the sinusoidal signal with random noise.  

Authors and Affiliations

Rahul Sinha, , Sonika Arora,

Keywords

Related Articles

Extensive study of image enhancement via stochastic optimization technique:MPSO 

Recent literatures show how modified particle swarm had achieved its name and fame over its parental algorithm called as PSO by optimizing. In this paper we exploit its advantage over image enhancement for improvin...

IMAGE SEGMENTATION TECHNIQUES AND GENETIC ALGORITHM

Image Segmentation is a decomposition of scene into its components. It is a key step in analysis. Edge, point, line, boundary texture and region detection are the various forms of image segmentation. Various technolog...

Performance Analysis of IIR Digital Band Stop Filter

IIR Band-stop filter is recursive in nature i.e. the present output sample depends on the past input sample, past output samples and the present input samples. If the past and present inputs and output are varied the...

Implementation Of Fully-Pipelined 16-Point DHT Architectures Using 8-Point And 4-Point DHTs for FPGA Realization  

Fully–pipelined simple modular structures are presented in this project for efficient hardware realization of Discrete Hadamard transform (DHT).From the kernel matrix of HT three different pipelined modular designs...

Implementation of Pitch Control Of wind Turbine Using Simulink (Matlab)  

In this paper, it is shown that how the variable speed wind turbine can be used to generate a fixed value of voltage at the output with the help of a pi controller and it is done by varying the pitch angle of the b...

Download PDF file
  • EP ID EP157011
  • DOI -
  • Views 54
  • Downloads 0

How To Cite

Rahul Sinha, , Sonika Arora, (2012). Multistage Implementation of 64x Interpolator . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 1(7), 100-104. https://europub.co.uk/articles/-A-157011