A Virtual Router Schedule in the Practice of Creating Default Gateway
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 8
Abstract
we tend to discuss on Dynamic Time adjust Reference Load equalization technique to reinforce the Virtual Router Redundancy Protocol with Dynamic load equalization feature to utilize the redundant VRRP Backup device, in order to share the traffic load. Virtual Router Redundancy Protocol acts as default entry for the hosts on the shared Ethernet segment. VRRP protocol doesn't support the feature of load equalization for each the incoming and outgoing traffic. during this case, the Master VRRP device monitors the length of the incoming traffic from a selected Virtual native space Network (VLAN) section and redirects the traffic to the Backup VRRP device incase if the Master VRRP device still has the existing session supported the length of the flow of traffic and the variety of session through the Netflow cache information. whereas implementing Dynamic time correct reference Load equalization mechanism, the Master VRRP device redirects the traffic to Backup VRRP device through the ICMP airt message, encase there's an current session browsing the Master VRRP device by dynamically monitoring the Active Flow per Second parameter info through the Net flow cache data through the Layer three switch thereby achieving the Dynamic Load equalization feature with the utilization of existing Active Flow per Second timers to dynamically share the traffic load between the Master VRRP device and also the Backup VRRP device.
Authors and Affiliations
K. Jayachandra #1 , S. Prathap *
Keywords
Related Articles
- EP ID EP109655
- DOI -
- Views 106
- Downloads 0
Finite Element Analysis of Universal Joint and Propeller Shaft Assembly
The power transmission system is the system which causes movement of vehicles by transferring the torque produced by the engines to the wheels after some modifications. The transfer and modification system of vehicles is...
Analytical Performance of LDPC Codes with OC in the Presence of Interferers
Optimum Combining (OC) with Low Density Parity-check (LDPC) code improves the performance of overall system (LDPC-OC) by providing additional coding gain. Using Gaussian approximation (GA) approach the bit error rate of...
Detection of Heart Diseases using Fuzzy Logic
Nowadays the use of computer technology in the fields of medicine area diagnosis, treatment of illnesses and patient pursuit has highly increased The objective of this paper is to detect the heart diseases in the p...
Comparative Study of Various Improved Versions of Apriori Algorithm
— In Data Mining Research, Frequent Item set Mining has been considered an important task. These item sets leads to the generation of Association rules. These rules tell about the presence of one item with respect...
Optimization Speed Control of DC Separately Excited Motor Using Tuning Controller of Linear Quadratic Regulator (LQR) Technique
The tuning of Linear Quadratic regulator (LQR) controllers is a challenge for researchers and plant operators. This paper presents a optimization and comparison of time response specification between Traditional ZN Tunin...