An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5

Abstract

 To make addition operations more efficient parallel prefix addition is a better method. In this paper 64-bit parallel prefix addition has been implemented with the help of cells like black cell and grey cell operations for carry generation and propagation. This process gives high speed computations with high fan-out and makes carry operations easier. Xilinx 14.1 vivado tool has been used for the simulation of proposed 64-bit adder. The comparison can be made with the help various range of inputs and the proposed parallel prefix adder has produced high speed computation and also efficient in terms of number of transistors and their topology and number of nodes.

Authors and Affiliations

M. Mahaboob Basha

Keywords

Related Articles

 Study on Effect of Manual Metal Arc Welding Process Parameters on Width of Heat Affected Zone (Haz) For Ms 1005 Steel

 : Heat flow in welding is mainly due to heat input by welding source in a limited zone and it subsequent flow into body of work piece by conduction. A limited amount of heat loss is by a way of convection and radia...

 Utilization of DVR with FLC to Inject Voltage in a Transmission Line

 In this paper a Dynamic Voltage Restorer (DVR) is used for power quality improvement on transmission side for the voltage regulation, grid stabilization and efficient utilization. The DVR normally installed between...

FPGA Implementation of Efficient Viterbi Decoder for Multi-Carrier Systems

In this paper, we concern with designing and implementing a Convolutional encoder and Adaptive Viterbi Decoder (AVD) which are the essential blocks in digital communication system using FPGA technology. Convolutional cod...

 Experimental Investigation of IC Engine and Gassifier with Different Biomass Materials

 Abstract: With recent price rise and scarcity of these fuels there has been a trend towards use of alternative energy sources like solar, wind, geothermal etc. However these energy resources have not been able to p...

 Energy Aware and Link Quality Based Routing in Wireless Sensor Networks under TinyOS-2.x

 Abstract: In WSN the size of sensor node is too small and in future it will become smaller and energy is one of the constraints in sensor node in WSN. In sensor node energy required to process data,transmitting dat...

Download PDF file
  • EP ID EP104356
  • DOI -
  • Views 97
  • Downloads 0

How To Cite

M. Mahaboob Basha (2013).  An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder. International Journal of Modern Engineering Research (IJMER), 3(5), 2626-2630. https://europub.co.uk/articles/-A-104356