An Improved Squaring Circuit for Binary Numbers

Abstract

In this paper, a high speed squaring circuit for binary numbers is proposed. High speed Vedic multiplier is used for design of the proposed squaring circuit. The key to our success is that only one Vedic multiplier is used instead of four multipliers reported in the literature. In addition, one squaring circuit is used twice. Our proposed Squaring Circuit seems to have better performance in terms of speed.

Authors and Affiliations

Kabiraj Sethi , Rutuparna Panda

Keywords

Related Articles

AN OPEN CLOUD MODEL FOR EXPANDING HEALTHCARE INFRASTRUCTURE

With the rapid improvement of computation facilities, healthcare still suffers limited storage space and lacks full utilization of computer infrastructure. That not only adds to the cost burden but also limits the possib...

A Traffic Congestion Framework for Smart Riyadh City based on IoT Services

Internet of Things (IoT) has become one of the most challenging issues in many researches to connect physical things through the internet by creating a virtual identity for everything. Traffic congestion in Riyadh city i...

A Framework for Creating a Distributed Rendering Environment on the Compute Clusters

This paper discusses the deployment of existing render farm manager in a typical compute cluster environment such as a university. Usually, both a render farm and a compute cluster use different queue managers and assume...

TMCC: An Optimal Mechanism for Congestion Control in Wireless Sensor Networks

Most proposed methods for congestion control of Wireless Sensor Networks (WSNs) have disadvantages such as central congestion control mechanism through the sink node, using only one traffic control or resource control me...

Virtual Heterogeneous Model Integration Layer

The classic way of building a software today sim-plistically consists in connecting a piece of code calling a method with the piece of code implementing that method. We consider these piece of code (software systems) not...

Download PDF file
  • EP ID EP155892
  • DOI -
  • Views 107
  • Downloads 0

How To Cite

Kabiraj Sethi, Rutuparna Panda (2012).  An Improved Squaring Circuit for Binary Numbers. International Journal of Advanced Computer Science & Applications, 3(2), 111-116. https://europub.co.uk/articles/-A-155892