Analysis and Design of Earthquake Resistant Multi-Storied Braced R.C.C. Building using NISA Software
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 1
Abstract
In the developing world, advanced building construction technology plays vital role. In the present work the construction of multistoried R.C.C. building with the help of NISA software to match the construction technology with the pace of the world has been chosen. The behavior of R.C.C. building subjected to earthquake forces has been obtained. The IS 1893:2000 (Part I) for R.C.C. building in zone III is used for the better performance of building during and after earthquake. The results obtained for different three cases i.e. normal loading, earthquake loading and earthquake loading applied to braced and unbraced building
Authors and Affiliations
Shrikant Harle
Keywords
Related Articles
- EP ID EP122553
- DOI -
- Views 77
- Downloads 0
Design of Compact UWB Printed Slot Antenna for GPS, GSM &Bluetooth Applications
The proposed design consists of an octagonal-shaped slot fed by a bevelled and square patch for covering UWB band (3.1–10.6 GHz)with extra the GPS (1.52-1.58GHz),GSM(1770–1840 MHz) & Bluetooth (2.3-2.48GHz) bands....
DAC: Generic and Automatic Address Configuration for Data Center Networks
DAC, a generic and automatic Data center Address Configuration system. With an automatically generated blueprint that defines the connections of servers and switches labeled by logical Ids, e.g., IP addresses, DAC first...
MEDICINAL IMPORTANCE OF CINNAMOMUM ZEYLANICUM
Antimicrobial property of Cinnamomum Zeylanicum has been studied against different diseses causing organism.Its leaf as well as the bark has antimicrobial properties in their oils .In the research study bark oil wa...
SECURE DATA SHARING WITH IN GROUPS IN THE CLOUD
Cloud computing refers to the delivery of computing resources over the Internet. Cloud provides a shared pool of resources, including data storage space, networks, computer processing power, and specialized co...
Memory Debug Technique Using March17N BIST
A Memory Debug Technique plays a key role in System-on-chip (SOC) product development and yield ramp-up. Diagnosis technique plays a key role during the rapid development of the semiconductor memories, for Catchi...