Architectural Level Power Optimization Techniques for Multipliers

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 5

Abstract

 — In this work, a new topology was proposed to optimize the power dissipation of Multipliers. Low power digital Multiplier Design based on bypassing techniquemainly used to reduce the switching power dissipation. While this technique offers great dynamic power savings mainly in array multipliers, due to their regular interconnection scheme, it misses the reduced area and high speed advantages of tree multipliers. Therefore, mixed style architecture, using a traditional tree based part, combined with a bypass, array based part, is proposed. Prototyping of all these multiplier Architectures has been carried out on Spartan3E FPGA. By Evaluating the performance of these Multiplier architectures using Xilinx ISE tool suite , it has been found that while the bypass technique offers the minimum dynamic power consumption, the mixed architecture offers a delay*power product improvement , compared to all other architectures.

Authors and Affiliations

V. Alekhya#1, B. Srinivas*2

Keywords

Related Articles

A Review on Optimization of Finite Element Modelling for Structural Analysis of Pressure Vessel

It is important for every engineer to analyze and design the pressure vessel that will provide safety, durability and serviceability to the company. Accomplishing this task will require knowledge of parameters that affec...

 Design and Modelling of PV system and Different MPPT algorithms

 Photovoltaic (PV) is a technical name in which radiant (photon) energy from the sun is converted to direct current (dc) Electrical Energy. PV power output is still low, continuous efforts are taken to develop the P...

 Dynamic Modeling and control of a Wind-Fuel Cell through Hybrid Energy System

 The main focus in present days is towards renewable energy sources due to the depletion of fossil fuels. Nuclear energy seems toehold the long term  solution to this energy problem. However we know that nucl...

Comparison Study of Routing Protocol by Varying Mobility and Traffic (CBR, VBR and TCP) Using Random Walk & Random Way Point Models

Mobile ad hoc networks (MANETs) are one of the fastest growing areas of research. They are an attractive technology for many applications, such as rescue and tactical operations, due to the flexibility provided by their...

 An Enhanced Dynamic Auditing Protocol in Cloud Computing

 Main objective of this paper is to design secure auditing protocol, during the data uploading to the server (Regular server/Cloud) through the data owner. Auditor place main role of monitoring the data transmission...

Download PDF file
  • EP ID EP98470
  • DOI -
  • Views 93
  • Downloads 0

How To Cite

V. Alekhya#1, B. Srinivas*2 (2012).  Architectural Level Power Optimization Techniques for Multipliers. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 3(5), 574-578. https://europub.co.uk/articles/-A-98470