Architectural Level Power Optimization Techniques for Multipliers
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 5
Abstract
— In this work, a new topology was proposed to optimize the power dissipation of Multipliers. Low power digital Multiplier Design based on bypassing techniquemainly used to reduce the switching power dissipation. While this technique offers great dynamic power savings mainly in array multipliers, due to their regular interconnection scheme, it misses the reduced area and high speed advantages of tree multipliers. Therefore, mixed style architecture, using a traditional tree based part, combined with a bypass, array based part, is proposed. Prototyping of all these multiplier Architectures has been carried out on Spartan3E FPGA. By Evaluating the performance of these Multiplier architectures using Xilinx ISE tool suite , it has been found that while the bypass technique offers the minimum dynamic power consumption, the mixed architecture offers a delay*power product improvement , compared to all other architectures.
Authors and Affiliations
V. Alekhya#1, B. Srinivas*2
Keywords
Related Articles
- EP ID EP98470
- DOI -
- Views 97
- Downloads 0
Mechanical Agitation of Bed In A Motor Driven Two-Phase Fluidized Bed Particle Seeder
Solid-gas Fluidization generally pertains to particle-laden flows wherein seed particles of desired size are dispersed in a fluid volume inside a fluidized bed seeder. The present work includes numerical investigation...
Comparing PMI-based to Cluster-based Arabic Single Document Summarization Approaches
In this paper, two extractive techniques are applied to handle Arabic Single Document Text summarization problem (SDS); the first uses a K-Means clustering approach and the other uses mutual information (MI) which is bro...
GSM Based Autonomous Street Illumination System for Efficient Power Management
This paper efficiently defines the control of street lightning system and thereby saving electricity which is a major concern worldwide. It also describes the use of wireless sensor networks using GSM for streetlig...
Performance Analysis of Various Vedic Techniques for Multiplication
Multiplication is an important factor in arithmetic operations and is carried out in a number of Digital Signal Processing applications. As Multipliers take a long time for execution so there is a need of fast mult...
Grid-Connected Photo Voltaic System Design for Koya Software Engineering Department in Iraq
The depletion of fossil fuel resources on a worldwide basis has necessitated an urgent search for alternative energy sources to meet up the present day demands. Solar energy being a clean, inexhaustible and environment-f...