Design & Implementation of 8x8 Multiplier Unit using MT-CMOS Technique
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 10
Abstract
This paper deals with various multipliers implemented using CMOS logic style and their comparative analysis on the basis of power and PDP (Power delay product). A variety of multipliers have been reported in the literature but power dissipation and area used by these multiplier circuits are relatively large. This paper proposed a high performance and power efficient 8x8 multiplier design based on Vedic mathematics using CMOS logic style. Power consumption plays an imperative role specifically in the field of VLSI today, every designer be it an analog circuit or a digital circuit designer is concerned about the amount of power his or her circuit is going to consume in the end. The use of Vedas not only abates the carry propagation taking place from lsb to msb but also produces the partial product and there sums in the same step. Vedic mathematics based multipliers thus causes least delay and consume least power than any other type of multipliers in the literature. The proposed MTCMOS implementation of Vedic multiplier is up to 24.55% power efficient and about 98% speedy as compared to the conventional CMOS implementation of Vedic multiplier
Authors and Affiliations
Heena Naaz*
Keywords
Related Articles
- EP ID EP89715
- DOI -
- Views 119
- Downloads 0
A COMPARISON OF BIASED REDUCED MODELS
In this paper a comparison of some biased reduced order models is carried out. These methods use the advantages of Pade approximation, stability equation method, continued fraction expansion method based on first...
DENSITIES OF DISTRIBUTIONS OF SOLUTIONS TO DELAY STOCHASTIC DIFFERENTIAL EQUATIONS WITH DISCONTINUOUS INITIAL DATA ( PART II)
In the present work we have gone a step forward towards integration by part of higher order Malliavin derivatives by formulating and extending some formulas and results on Malliavin calculus and ordinary stochastic diff...
PERFORMANCE EVALUATE OF PARTIALLY DEPLETED AND FULLY DEPLETED SOI MOSFET AT 32 NM TECHNOLOGY
this this paper presents an performance evaluate of partially depleted soi (pdsoi) mosfet and fully depleted soi (fdsoi) mosfet at 32 nm technology. Silicon on insulator (SOI) technology refers for use of a layere...
Zero Gas Flaring, A Realistic Panacea For Robust Socio
Gas plays a major role in the economic development and energy security of any oil and gas producing nation. The current world gas reserve stands at 5302TCF while Nigeria gas reserve stands at about 187tcf (about 3...
Experimental Investigation of Material Removal Rate on H-13 Using Powder Metallurgy and Conventional Electrodes
Electric discharge machining is most widely used method for machining materials which are used mostly for making tools such as Die steel, tool steel which are difficult to machine by simple methods. It was found t...