Design and Implementation of High Speed Carry Select Adder

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area and power-efficient high-speed data path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. The CSLA is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. However, the CSLA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input Cin = 0 and Cin = 1, then the final sum and carry are selected by the multiplexers (mux). This is modified by replacing the RCA with Cin=1 with BEC in the regular CSLA to achieve low area and power consumption. But there is a slight increase in the delay. The delay can be reduced by improving the CSLA by replacing a D-Latch in place of RCA with Cin = 1.in the regular CSLA to achieve high speed addition. The performance of this CSLA is evaluated by implementing an FIR Filter by using the CSLA in the adder part. This work focuses on the performance of CSLA in terms of delay and power and it is found that CSLA is a high speed and low power adder.

Authors and Affiliations

P. Prashanti

Keywords

Related Articles

A Survey on Feature Selection Using FAST Approach to Reduce High Dimensional Data

Feature selection is a process of identifying the most useful subset of features.The survey summarising most of the feature selection methods and algorithms. Feature selection is the process of identifying a subset of mo...

 Automatic Broken Track Detection Using LED-LDR Assembly

 —In India rail transport occupies a prominent position in providing the necessary transport infrastructure to sustain needs of a rapidly growing economy. Today,India possesses the fourth largest railway network in...

RF Communication from SISO Systems to MIMO Systems: An Overview

The wireless communication has derived to the present scenario after pasing through number of stages and generation. From analog communication of 1st generation today we talk about digital communication in 4th generation...

 Wi-Fi Based Vital Signs Monitoring and Tracking System for Medical Parameters

 Patients at a disaster scene can greatly benefit from technologies that continuously monitor their vital status and track their locations until they are admitted to the hospital. We have designed and developed a re...

 Optimization of Cost in Cloud Computing Using OCRP Algorithm

 In cloud computing, cloud providers can offer cloud consumers two provisioning plans for computing resources, namely reservation and on-demand plans. Reservation plan is cheaper than that provisioned by on-demand p...

Download PDF file
  • EP ID EP98963
  • DOI -
  • Views 108
  • Downloads 0

How To Cite

P. Prashanti (2013).  Design and Implementation of High Speed Carry Select Adder. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3985-3990. https://europub.co.uk/articles/-A-98963