Design and Implementation of High Speed Carry Select Adder

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area and power-efficient high-speed data path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. The CSLA is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. However, the CSLA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input Cin = 0 and Cin = 1, then the final sum and carry are selected by the multiplexers (mux). This is modified by replacing the RCA with Cin=1 with BEC in the regular CSLA to achieve low area and power consumption. But there is a slight increase in the delay. The delay can be reduced by improving the CSLA by replacing a D-Latch in place of RCA with Cin = 1.in the regular CSLA to achieve high speed addition. The performance of this CSLA is evaluated by implementing an FIR Filter by using the CSLA in the adder part. This work focuses on the performance of CSLA in terms of delay and power and it is found that CSLA is a high speed and low power adder.

Authors and Affiliations

P. Prashanti

Keywords

Related Articles

 Design an Embedded Web Server for Monitoring and Controlling Systems or Devices

 The paper presents the design of embedded web server based on ARM9 Micro-processor and Linux platform and analyses hardware configuration and software implementation for monitoring and controlling systems or device...

Fire Threat in Buildings

Fire accident in buildings is a threatening one now a day. The numbers of accidents are increasing in day by day. It creates heavy lives and property losses to the individuals and the nations. To find out the reasons, fr...

Investigation of Corrossion Effects of Jatropha Biodiesel on the Injector of an Engine Fuel System

This paper presents an investigation into the corrosive behaviour of biodiesel on the injector of the fuel system of a diesel engine. The experimental study was based on the methods of weight loss and scanning electron m...

Comparative Study of Pre Engineered and Conventional Industrial Building

Long span, Column free structures are the most essential in any type of industrial structures and Pre Engineered Buildings (PEB) fulfil this requirement along with reduced time and cost as compared to conventional struct...

 The Comparative Study of Adaptive Channel Equalizer Based on Fixed and Variable Step-Size LMS Algorithm & its Variants for Non Stationery Wireless Channel

 -the performance of modern communication system can be reduced by non ideal characteristic of the channel, which is known as inter-symbol interference (ISI).The equalization technique is an efficient method to over...

Download PDF file
  • EP ID EP98963
  • DOI -
  • Views 87
  • Downloads 0

How To Cite

P. Prashanti (2013).  Design and Implementation of High Speed Carry Select Adder. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3985-3990. https://europub.co.uk/articles/-A-98963