Design of Low Density Parity Check Decoder for WiMAX and FPGA Realization
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 5
Abstract
Error detection and correction is one of the most important blocks of a communication system. In order to achieve reliable communication over noisy channels with low power consumption, are used for error correction codes. Parity check codes low density are the most recent error correcting codes and are increasingly popular because of their excellent performance. As the performance of the codes is only fraction dB away from the boundaries of the channel capacity of these codes have become very popular and have become strong competitors to turbo codes. The emphasis in this work is the iterative decoding algorithms for LDPC codes for WiMAX standard and their hardware implementations. A software reference model is designed to LDPC codes with Min-Sum, Sum Regular and algorithms for all code rates the decoding in IEEE802.16estandard. A modified version of Min-Sum algorithm chosen hardware modeling of the LDPC decoder based on the performance results of the simulation software reference model. A GUI is designed to provide all algorithms, frame lengths and code rates together with a comparison of the performance and make records of the results easier. Hardware Models of check node and variable node and the switching network is designed to build a semi-parallel decoder in Verilog for frame length of 576 and 2304. An efficient semi-parallel decoder for LDPC codes is designed to optimize hardware implemented in Verilog FPGA.. Comparison of the outputs of software reference model for different algorithms clearly the performance loss in Min-Sum algorithm with reduced complexity. The hardware model implemented using Min-Sum algorithm is synthesized for implementation on Xilinx FPGA family Virtex2 XC2V40 device with input clock rate of 50MHz. The hardware design can handle a maximum frequency of 171.939MHz with a maximum delay of 4.840ns. Total equivalent gate count for the design is 8069 ports. The estimated Static power consumption of all logic and memory units in the design is about 333mW
Authors and Affiliations
M. K Bharadwaj #1, Ch. Phani Teja*2, K. S ROY
Keywords
Related Articles
- EP ID EP135771
- DOI -
- Views 110
- Downloads 0
An Efficient Encrypted Data Searching Over Out Sourced Data
Searching data over Out sourcing is still an important research issue in the field of cloud computing or service oriented application ,because of retrieving the user interesting and relevant results based on the user q...
Channel Estimation in OFDM Mobile Wireless Channel Using Pilot Sequences
Error free transmission is one of the main aims in wireless communications. With the increase in multimedia application, large amount of data is being transmitted over wireless communications. Due to the channel...
Radio Resource Scheduling in 3GPP LTE: A Review
Long Term Evolution (LTE) ,proposed by 3rd Generation Partnership Project (3GPP) as a 3.9G technology, represents a very promising answer to the ever rising bandwidth demand of mobile applications. To support vast...
Wireless Earthquake Alarm System using ATmega328p, ADXL335 and XBee S2
Many life and properties have been lost due to the earthquake. Many countries have implements EEW (Early Earthquake Warning) System to save human lives. In this paper an idea of low cost earthquake alarm system using ATm...
Multilingual Person Identification
Speech conveys the word being spoken and information about the speakers. The speaker recognition is divided into two parts speaker identification and speaker verification. Present paper explores the idea to identify mult...