FPGA Based Real Time Implementation of Modified Tollgate System
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 7
Abstract
Toll gates are usually considered an inconvenience by travelers not only for the cost of the toll, but also for the delays at toll booths, toll roads and bridges. In order to ensure a steady flow of traffic, both staff and drivers require easy access to an efficient communication system covering the specific requirements of toll gates. In this way, hitches can be resolved while maintaining a convenient toll gate system. Security systems can also be added, which will further enhance the system. In this paper we are adding various safety & security measures to the modern toll gate system to avoid the security and safety threads. This paper is designed using a FPGA Xilinx Spartan 3AN with the help of VLSI technology. We calculate the amount based upon weight so vehicle user cannot loss the money. In this paper we are using Gas sensor for recognizing unwanted gases.
Authors and Affiliations
M. Vijaya Raju
Keywords
Related Articles
- EP ID EP93448
- DOI -
- Views 101
- Downloads 0
Cloud Computing Simulation Using CloudSim
Improvement Tracking Dynamic Programming using Replication Function for Continuous Sign Language Recognition
In this paper we used a Replication Function (R. F.) for improvement tracking with dynamic programming. The R. F. transforms values of gray level [0 255] to [0 1]. The resulting images of R. F. are more striking and visi...
Simulation work on Fractional Order PIλ Control Strategy for speed control of DC motor based on stability boundary locus method
This paper deals with the design of Fractional Order Proportional Integral (FO-PIλ ) controller for the speed control of DC motor. A mathematical model of DC motor control system is derived and based on this mod...
Fault Tolerance Mechanism using Clustering for Power Saving in Wireless Sensor Networks
The dependability of wireless device networks (WSN) is laid low with faults which will occur attributable to varied reasons like malfunctioning hardware, software system glitches, dislocation, or environmental haza...
High secured and area optimized Online Memory Testing for efficient Fault Diagnostic Systems
The main intention of this project is to recommend a fault diagnoses structure for revealing of any software or hardware or permanent failures in the embedded read only memories. BIST controller, along with row...