High secured and area optimized Online Memory Testing for efficient Fault Diagnostic Systems

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 2

Abstract

 The main intention of this project is to recommend a fault diagnoses structure for revealing of any software or hardware or permanent failures in the embedded read only memories. BIST controller, along with row selector and column selector is designed to meet necessities of at speed test thus enabling detection of timing defects. The projectedapproach offers a simple test flow and does not require intensive communications between a BIST controller and a tester. The system rests on partitioning of rows and columns of the memory array by employing low cost test logic. It is intended to meet requirements of at-speed test thus enabling detection of timing defects.

Authors and Affiliations

Takkellapati Venu Gopi 1 , Nelarapu Yelli Mahesh2 , Ippala Yasodhara Reddy3 ,

Keywords

Related Articles

 COMPARATIVE STUDY ON JUTE FIBRE AND BANANA FIBRE IN FLY ASH BRICKS

 vIncreasing concern about the global warming, primarily due to deforestation has led to the ban on use of clay brick by government in buildings construction. Subsequently, a large action plan for the development us...

Comparison Study of Routing Protocol by Varying Mobility and Traffic (CBR, VBR and TCP) Using Random Walk & Random Way Point Models

Mobile ad hoc networks (MANETs) are one of the fastest growing areas of research. They are an attractive technology for many applications, such as rescue and tactical operations, due to the flexibility provided by their...

 Generation Of Electricity Using Vermicompost With Different Substrates Through Single Chamber MFC Approach

 The application of Microbial Fuel Cell (MFC) for electricity generation has been developing recently. In recent years, researchers have shown that MFC can be used to produce electricity from water containing glucos...

A Review on: Web Mining Techniques

These days, the development of World Wide Web has surpassed a considerable measure with additional desires. Vast measure of content archives, sight and sound records and pictures were accessible in the web and it is even...

 A comparative study of Mixed CNT bundle with Copper for VLSI Interconnect at 32nm

 The aggressive technology scaling in VLSI leads to decrease the size of chip. Such continual miniaturization of VLSI devices has strong impact on the VLSI technology in several ways. The performance of ICs have b...

Download PDF file
  • EP ID EP104005
  • DOI -
  • Views 118
  • Downloads 0

How To Cite

Takkellapati Venu Gopi 1, Nelarapu Yelli Mahesh2, Ippala Yasodhara Reddy3, (2013).  High secured and area optimized Online Memory Testing for efficient Fault Diagnostic Systems. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(2), 125-131. https://europub.co.uk/articles/-A-104005