FPGA IMPLEMENTATION OF A COMPACT AES ALGORITHM WITH S-BOX OPTIMIZATION

Abstract

 This paper proposes a compact AES algorithm to achieve less slice consumption of FPGA. Proposed design is based on iterative round looping architecture. S-box is implemented using composite field arithmetic which requires less area than lookup table.We used same S-box for key expansion block. This design supports 128-bits key size. It uses 8-bit data path to decrease the parallelism of operations and therefore reduces the hardware utilization.Synthesis of our complete design is done using Xilinx ISE 14.5 and implemented on Spartan 3 FPGA using VHDL language. GUI is developed in visual basics 6.0. This GUI is used to send a plain text and key for encryption. Decrypted data is also displayed on the same. The results from the Place and Route report indicate that area occupied by this architecture is 680 slices. This design is very well suited for small embedded applications.

Authors and Affiliations

Patil Sarika B, Padma Lohiya

Keywords

Related Articles

 http://www.ijesrt.com/issues%20pdf%20file/Archives-2014/August-2014/30.pdf

 This paper deals with design and analysis of connecting rod. The existing connecting rod is manufactured using carbon steel. The model of connecting rod is carried out using pro E software and analysis is carried...

 POOR QUALITY IN BUILDING PROJECTS

 The cost of quality are cost associated with the prevention, discovery, and resolving of defects. These costs can arise whether the product is in design stages, manufacturing plants, or in customer’s hand. It...

A REVIEW PAPER ON EFFECT OF WELDING SPEED AND GROOVE ANGLE ON STRENGTH OF BUTT WELD JOINT USING TIG WELDING

W elding is most important operation in any industry. It is essential to optimize the various parameters of welding process so that we can achive the reliability, productivity and quality of the products. So industr...

 DESIGN AND DEVELOPMENT OF INTELLIGENT LIGHTING SYSTEM FOR SMART HOUSES

 Energy conservation is the most important factor in recent human life, more wastage of energy is caused by the inefficient use of the consumer electronics. Energy saving in buildings not only saves money and a...

 Design and Analysis of High Carbon Steel Milling Cutter

 Milling is a production process which is based on material removal using multipoint cutting tools, as a result higher material removal rates can be achieved along with high surface finish. This paper presents the...

Download PDF file
  • EP ID EP142634
  • DOI -
  • Views 50
  • Downloads 0

How To Cite

Patil Sarika B, Padma Lohiya (2015).  FPGA IMPLEMENTATION OF A COMPACT AES ALGORITHM WITH S-BOX OPTIMIZATION. International Journal of Engineering Sciences & Research Technology, 4(1), 560-563. https://europub.co.uk/articles/-A-142634