FPGA IMPLEMENTATION OF A COMPACT AES ALGORITHM WITH S-BOX OPTIMIZATION
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 2015, Vol 4, Issue 1
Abstract
This paper proposes a compact AES algorithm to achieve less slice consumption of FPGA. Proposed design is based on iterative round looping architecture. S-box is implemented using composite field arithmetic which requires less area than lookup table.We used same S-box for key expansion block. This design supports 128-bits key size. It uses 8-bit data path to decrease the parallelism of operations and therefore reduces the hardware utilization.Synthesis of our complete design is done using Xilinx ISE 14.5 and implemented on Spartan 3 FPGA using VHDL language. GUI is developed in visual basics 6.0. This GUI is used to send a plain text and key for encryption. Decrypted data is also displayed on the same. The results from the Place and Route report indicate that area occupied by this architecture is 680 slices. This design is very well suited for small embedded applications.
Authors and Affiliations
Patil Sarika B, Padma Lohiya
Keywords
Related Articles
- EP ID EP142634
- DOI -
- Views 55
- Downloads 0
A NOVEL RESTORATION SCHEME OF AN IMAGE USING WIENER FILTER
Image play a very important role in every aspect of life and it play a vital role in the area of research of digital image processing. This paper describes type of image and type of noise that can effect an image...
A State of Art Literature Review on Direct Displacement-Based Design for Seismic Structural Analysis
Earthquakes are one of the most disastrous forces which cannot be stopped or prevented but their effects can be minimized with minimal causalities’ of lives and structural damages. Over the past decade, analysis a...
CONTROLLER DESIGN FOR HYBRID POWER SYSTEMS
In this paper an efficient design along with modeling and simulation of a transformer-less small-scale centralized AC—bus Connected Hybrid (Wind–PV) power system for supplying electric power to a single phase loa...
DESIGN OF A HIGH-SPEED WALLACE TREE MULTIPLIER
Multiplication is one of the most common arithmetic operations employed in digital systems, but multipliers are the most time, area, and power consuming circuits. Improvement in any of these parameters can be advantageo...
Design and Implementation of IPsec VPN’s and its Configuration on ISP Network
This paper describes methods for implementing Virtual Private Networks (VPN) with IP Security (IPSec). A virtual private network (VPN) is a technology for using the Internet or another intermediate network to conn...