Noise Tolerant and Faster On Chip Communication Using Binoc Model

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5

Abstract

 Network on chip (NoC) has become the most promising and reasonable solution for connecting many cores in system on chips (SoC). In conventional NoC architectures neighbouring routers are connected via hard wired unidirectional communication channels. Due to unpredictable and uneven traffic patterns in NoC one of the channels maybe overflowed due to heavy traffic in one direction while the other unidirectional channel is idling and thus causing inefficient resource utilization, data loss and degradation in performance. So as a remedy for this situation a bidirectional NoC (BiNoC) can be used, which uses bidirectional channels to connect adjacent routers and it also supports runtime  reconfiguration of channel direction according to traffic demand by using channel direction control (CDC) protocol. Since data communication through Network on Chip is susceptible to noise due to the presence of various noise sources, the incorporation of a hybrid error control scheme in which combined approach of error correction and retransmission is used which increases the reliability of the system. This architecture will allow the NoC structure to handle massive data transmission by effectively increasing the communication bandwidth, resource utilization capability and speed of NoC  communication together with the increased reliability. The architecture is modelled using VHDL.

Authors and Affiliations

Arun Arjunan, Karthika Manilal

Keywords

Related Articles

 Performance and Analysis of Video Compression Using Block Based Singular Value Decomposition Algorithm

 Abstract: This paper presents analysis of video compression based on block SVD Algorithm. Video compression is a process of efficiently coding digital video to reduce the number of bits required in representing vid...

 Influence of Initial Preform Aspect Ratios on the Densification Mechanism of Sintered Preforms of Iron and AISI 3115 P/M Steel during Hot Upset Forging

 Hot upset forging experiments were carried out on sintered Iron and AISI 3115 Powder Metallurgy (P/M) steel preforms at 1120˚±10˚C which were sintered at the same temperature for a period of sixty minutes. Pres...

 CFD Analysis and Fabrication of Aluminium Cenosphere Composites

 Metal matrix composites are engineered materials with a combination of two or more dissimilar materials, to obtain enhanced properties. Aluminium alloys reinforced with ceramic particles exhibit superior mechanical...

 An Efficient Illumination Normalization Method with Fuzzy LDA Feature Extractor for Face Recognition

 Nearest Neighbour classifier , Support Vector Machines (SVM) and Feedforward Neural  Network(FFNN).The experiments were performed on the ORL (Olivetti Research Laboratory) and Yale face image databases and the...

 An Approach for Project Scheduling Using PERT/CPM and Petri Nets (PNs) Tools

 The Petri Nets are more powerful models as compared to the PERT/CPM charts. The Petri Nets show the same type of scheduling constraints as the PERT/CPM charts does. We can easily convert a PERT/CPM networks to a Pe...

Download PDF file
  • EP ID EP136377
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

Arun Arjunan, Karthika Manilal (2013).  Noise Tolerant and Faster On Chip Communication Using Binoc Model. International Journal of Modern Engineering Research (IJMER), 3(5), 3188-3195. https://europub.co.uk/articles/-A-136377