Power Optimization in Domino Circuits using Stacked Transistors

Abstract

 In this work low leakage and high noise immunity domino circuit is analysed. Usually power and noise immunity are optimized at the expense of reduced speed. The domino circuit described has negligible speed degradation. The circuit improves the noise immunity by comparing the pull up network current with the worst case leakage current. The logic implementation network is separated from the keeper transistor by current comparison stage in which the current of the pull up network is compared against the worst case leakage current. The contention between the keeper transistor and pull down network is greatly reduced by this method. The dynamic node is isolated from logic implementation network and hence the parasitic capacitance on the dynamic node is greatly reduced. Since capacitance is reduced the loss in speed due to additional transistors is compensated. Because of reduced parasitic capacitance small keepers are enough to design faster circuits. A footer transistor is employed in diode configuration which further reduces leakage current.

Authors and Affiliations

P. Karthikeyan

Keywords

Related Articles

 IMPLEMENTATION OF SMART FEATURES AND ADAS FOR FUTURE AUTOMOBILES

 The project aims in designing a system that helps to control various features of a vehicle using android and also aids in driver assistance. The communication between the vehicle and mobile is a two way communicat...

 Performance Evaluation of Manually Operated Single Row Cotton Planter

 Cotton plays a major role in Indian economy and offers employment for more than 60 million people. The yield of cotton in Gujarat state about 758 lakh bales. In Gujarat the sowing of cotton is labour intensive as...

ANALYSIS OF DIGITAL WATERMARKING SCHEMES FOR SECURING DIGITAL MEDIA

With the proliferation of digitized media, the need of digital watermarks as a copyright protection, ownership identification and a secure way of embedding information has become important. A useful watermark technique...

PRODUCTIVITY IMPROVEMENT USING SIMULATION MODELING AND LEAN TOOLS: A CASE STUDY

The purpose of this study was to investigate ways to improve productivity of a local security garage door manufacturing company. The company is based in Gaborone, Botswana and faces serious productivity challenges, inc...

 DESIGN OF RAIN WATER HARVESTING SYSTEM AT SPSU UDAIPUR

 Rainwater harvesting and conservation in principle is a simple technique of catching and holding rainwater where it falls such as rooftops, land surface or rock catchments using simple techniques such as jars and...

Download PDF file
  • EP ID EP95465
  • DOI -
  • Views 86
  • Downloads 0

How To Cite

P. Karthikeyan (30).  Power Optimization in Domino Circuits using Stacked Transistors. International Journal of Engineering Sciences & Research Technology, 3(2), 842-846. https://europub.co.uk/articles/-A-95465