Power Optimization in Domino Circuits using Stacked Transistors

Abstract

 In this work low leakage and high noise immunity domino circuit is analysed. Usually power and noise immunity are optimized at the expense of reduced speed. The domino circuit described has negligible speed degradation. The circuit improves the noise immunity by comparing the pull up network current with the worst case leakage current. The logic implementation network is separated from the keeper transistor by current comparison stage in which the current of the pull up network is compared against the worst case leakage current. The contention between the keeper transistor and pull down network is greatly reduced by this method. The dynamic node is isolated from logic implementation network and hence the parasitic capacitance on the dynamic node is greatly reduced. Since capacitance is reduced the loss in speed due to additional transistors is compensated. Because of reduced parasitic capacitance small keepers are enough to design faster circuits. A footer transistor is employed in diode configuration which further reduces leakage current.

Authors and Affiliations

P. Karthikeyan

Keywords

Related Articles

 OPTIMIZED MODELING AND DESIGN OF STEEL FRAMES IN DIFFERENT SEISMIC ZONES USING ETABS SOFTWARE

 In the Present analysis, a steel framed building with 15 floors (each story is 4m height) is analyzed and designed in all seismic zones by using software “ETABS” an engineering software product that caters to mult...

 An Optimization Approach on Seven Layers Water Filtration Plant Using Genetic Algorithm

 This study gives a description about the development and optimization of water filtration process in a filter plant of a dam using genetic algorithm (GA) to the well known problem of least-cost design of the syste...

Distribution and Ecology of the Recent Benthic Foraminifera from the sediments of Adyar River, Chennai, Tamilnadu, India

Micropalaeontological investigation has been carried out, for the first time to study the systematic of recent Benthic Foraminifera from the Adyar River, Chennai, Tamilnadu, India, Totally 20 sediment samples were collo...

 A REVIEW ON CHANNEL ESTIMATION USING BP NEURAL NETWORK FOR OFDM

 OFDM systems are limited by multipath fading. Previously channel estimation was carried out by transmitting pilot symbols in OFDM .The techniques used were comb type pilot arrangement and block type arrangement us...

 POLYMER STRUCTURES: STUDIES ON THERMAL AND MICROBIALREACTIVITY OF COPOLYMERS AND TERPOLYMERS OF [AZO-N-4-BROMOPHENYL] SUBSTITUTED MALEIMIDE CHAIN WITH ACRYLATES \VINYLS

 We report the synthesis, characterization, thermal and microbial properties of a series of [4-N-Phenylethanamideazo-3-N-(4-Bromophenyl)Maleimide-co-Acrylonitrile] [C1-PAMI-B], [4-N-Phenylethanamide azo-3-N-(4-Bromo...

Download PDF file
  • EP ID EP95465
  • DOI -
  • Views 64
  • Downloads 0

How To Cite

P. Karthikeyan (30).  Power Optimization in Domino Circuits using Stacked Transistors. International Journal of Engineering Sciences & Research Technology, 3(2), 842-846. https://europub.co.uk/articles/-A-95465