Reduction of Multipliers in FIR Filter Using Various Algorithms-Review

Abstract

 Due to the explosive growth of digital signal processing applications, the demand for high performance and low power is getting higher and higher.Finite-impulse response digital filters(FIR) are one of the most widely used devices in DSP systems.In signal processing applications,multiplier plays the major role.Increase in multipliers leads to increase in area,delay and power.Several algorithms have been proposed to reduce the multipliers in FIR filter using various techniques.Some of the approaches are Fast FIR Algorithm,Iterated Short Convolution Algorithm,Common Sub-Expression Algorithm and Distributed Architecture Algorithm.The multiplers can be reduced drastically by using few adders which are weak operations when compared to multipliers.By increasing few adders more number of multipliers can be reduced and the parameters area, delay and power can also be reduced significantly.This article discuss the various algorithms to the reduction of multipliers in FIR filter.

Authors and Affiliations

C. Ananthi *

Keywords

Related Articles

 Design of High Speed Based On Parallel Prefix Adders Using In FPGA

 The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive research continues to be focused on improvi...

 Effect of Curing Profile on Fly Ash Geopolymer with Slag as Supplementary

 The aim of this research is to evaluate the curing temperature at which the fly ash based geopolymer can achieve its best mechanical properties with the presence of supplementary calcium source. Wide range of curi...

 THE EVALUATION OF A PV-BATTERIES AND INVERTER POWER SYSTEM CONNECTED TO A GRID - SOLUTIONS FOR EMERGING SUSTAINABLE ENERGY IN IRAQ

 The impact of modern life requirements and climate change issues was a global interest that demand the instalments of different renewable energy components. The up-to-date IEA energy statistics shows that over-all...

 SIMULATION OF IMPULSE VOLTAGE TESTING OF POWER TRANSFORMERS USING PSPICE

 Impulse generator is an indispensible high voltage set. It simulates the voltage due to lightning and switching surges and used for testing of insulation of various electrical equipments like transformer, insulato...

 REVIEW PAPER ON DATABASE SYNCHRONIZATION BETWEEN LOCAL AND SERVER

 The basic objective of this paper is provide an algorithm to solve the problem , when all clients are relying on a single server. Due to planned server downtime or from server failures the database becomes una...

Download PDF file
  • EP ID EP100697
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

C. Ananthi * (30).  Reduction of Multipliers in FIR Filter Using Various Algorithms-Review. International Journal of Engineering Sciences & Research Technology, 3(11), 504-509. https://europub.co.uk/articles/-A-100697