Novel Implementation of Low Power Test Patterns for In Situ Test

Abstract

Test vector generation, its application to CUT and its response analysis are the tasks done by the In Situ Test. A new and efficient approach for the Generation of all one bit changing random input patterns for in situ test is developed in this paper using counter with gray. In this proposing technique, the counter with gray is used to generate all the 2n one bit change test vectors to overcome the limitations of existing two counters viz., Johnson counter and scalable SIC counter of n-bit size , because they consists of (2n-2n) unused test patterns. So this approach of in situ testing can be done with less power dissipation because switching power dissipation is reduced as we are applying one bit change binary test patterns. The developed test vector generation is suitable for both the test per clock and test per scan based BIST systems. We have carried the simulation and verified the results using ISE simulator and synthesis is done on the XILINX ISE.

Authors and Affiliations

K. Ramya, Y. N. S. VamsiMohan, S. V. S. M. Madhulika

Keywords

Related Articles

Study on Business Process Reengineering(BPR) and its importance in ERP Implementation

In the new era of automation in the industrial growth the ERP plays vital role. Most of the industries struggle to steady their business as much as automatic at the level of functioning environment. The ERP is the one...

Local Sharing of Multiple Torrents in Peer to Peer System

The rapid growth traffic of Peer-toPeer applications, especially BitTorrent, is putting a lot of pressure to Internet Service Providers. In this paper, we examine the existence of the locality through a large-scale hy...

CPEQ: A Novel Techniques For Efficient Query Services To Users In Cloud

Now a days cloud offering different kinds of services to users and organizations with different cloud model types like public cloud, private cloud and hybrid cloud. Introducing public cloud which provides data storag...

Design Of Ternary Logic Gates Using CNTFET

This paper presents a novel design of ternary logic gates like STI,PTI,NTI,NAND and NOR using carbon nanotube field effect transistors. Ternary logic is a promising alternative to the conventional binary logic design...

Efficient Data Coordination Technique for Data Verification and Integration in Multi-Cloud Systems

Cloud computing is a new and fast growing technology that offers an innovative, efficient and scalable business model for organizations to adopt various information technology (IT) resources i.e. software, hardware,...

Download PDF file
  • EP ID EP28334
  • DOI -
  • Views 341
  • Downloads 5

How To Cite

K. Ramya, Y. N. S. VamsiMohan, S. V. S. M. Madhulika (2015). Novel Implementation of Low Power Test Patterns for In Situ Test. International Journal of Research in Computer and Communication Technology, 4(11), -. https://europub.co.uk/articles/-A-28334