OPTIMIZATION OF POWER USING CLOCK GATING

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0

Abstract

Clock gating is one among the most widespread circuit technique to scale back power consumption. Clock gating is sometimes done at the register transfer level (RTL).Automatic synthesis of clock gating in gate level has been less explored, however it's certainly additional convenient to designers. Clock gating consists of 2 steps: extraction of gating conditions by merging gating conditions of individual flip-flops, implementation of the gating conditions with minimum quantity of further gates. In this paper, they show a way to do factored form matching, within which gating operates in factored kinds are matched, as way as possible, with factored kinds of the mathematician functions of existing combinable nodes within the circuit; further gates are then introduced, however just for the portion of gating functions that don't seem to be matched. Sturdy matching identifies matches that are explicitly gift within the factored forms, and their matching seeks matches that are inexplicit to the logic and so are tougher to get. Gate-level clock gating starts with a net list, with partial or no gating applied; some flip-flops are then selected for further gating to reduce the circuit’s power consumption, and a gating logic of the smallest possible size must then be synthesized.

Authors and Affiliations

D. Nirosha, T. Thangam

Keywords

Related Articles

Study of Piled Raft Foundation with Consideration to Soil Structure Interaction

Analysis of combined piled raft foundation proves to be an effective tool to bear the stresses and reduce the settlement of the foundation. Efforts have been made to optimize the parameters of pile raft foundation. In or...

Rubber Concrete: The Revoluation in Concrete Technology

The scarcity and availability at reasonable rates of sand and aggregate are now giving anxiety to the construction industry. Over years, deforestation and extraction of natural aggregates from river beds, lakes and other...

Analysis of Penetration Testing and Vulnerability in Computer Networks

Vulnerability scanners are information security tools able to detect security weaknesses on hosts in a network. Secure hosts in a proactive manner. A proactive approach is considered to be better than reactive approaches...

Wheelchair for Physically Disabled People with VOICE & EYE Control

Proposed work basically depend on two systems By Eye control :This is a method to guide and control the wheelchair for disabled people based on movement of eye. This concept can be used for people with loco-motor disabil...

Effect on Energy use due to Different Orientation: A Case Study of Commercial Building

Building requires energy in their life cycle from its construction work to demolition work. Studies on the total energy use during the life cycle of buildings are desirable to recognize phases of largest energy use and t...

Download PDF file
  • EP ID EP303041
  • DOI -
  • Views 113
  • Downloads 0

How To Cite

D. Nirosha, T. Thangam (2016). OPTIMIZATION OF POWER USING CLOCK GATING. GRD Journal for Engineering, 1(0), 317-323. https://europub.co.uk/articles/-A-303041