Performance Analysis Of Vedic Multiplier Using Reversible Logic In Spartan 6
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 10
Abstract
A system's performance is generally determined by the performance of the multiplier, because the multiplier is generally the slowest element in the system. Multipliers are key components of many high performance systems such as FIR filters, Microprocessors, Digital Signal Processors, etc. Furthermore, it is generally the most area consuming. Hence, optimizing the speed and area of the multiplier is a major design issue. Vedic multiplier is one such promising solution. Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). This paper proposes the design of high speed Vedic Multiplier using the techniques of Vedic Mathematics that have been modified to improve performance. Its simple architecture coupled with increased speed forms an unparalleled combination for serving any complex multiplication computations. Tagged with these highlights, implementing this with reversible logic further reduces power dissipation. Power dissipation is another important constraint in an embedded system which cannot be neglected. In this paper we bring out a Vedic multiplier known as "Urdhva Tiryakbhayam" meaning vertical and crosswise, implemented using reversible logic, This paper presents study on high speed Vedic multiplier architecture which is quite different from the Conventional method of multiplication like add and shift. Further, the HDL coding of Urdhva tiryakbhyam Sutra for 8x8 bits multiplication and their FPGA implementation by Xilinx Synthesis Tool on Spartan 6 kit have been done and output has been displayed on LED’s of Spartan 6 kit. Logic verification of these modules has been done by using Modelsim 6.5.bThis multiplier may find applications in Fast Fourier Transforms (FFTs), and other applications of DSP like imaging, software defined radios, wireless communications.
Authors and Affiliations
T Nagaveer, M Neelima, VNM Brahmanandam
Keywords
Related Articles
- EP ID EP28063
- DOI -
- Views 236
- Downloads 0
A Scheme for Authentication with Multiple Levels of Anonymity in Vehicular Communication
Vehicular ad hoc networks (VANETs) have become the area of keen interest for many researchers over the last few years. As vanet have potential technology to enhance active and preventive safety on the road, as well a...
Review of Web Structure Mining Techniques using Clustering and Ranking Algorithms
Today, Web mining plays very important role. It discovers and extract information from web services and documents. In this paper we focus on the web structure mining techniques which are used to extract the rich info...
Wireless real time health monitoring system built with FPGA and RF networks
In recent Days, heart disease is a major concern in the health indicator for the elderly. Cardiovascular diseases are always the leading cause of death in many countries. Due to the rapid growth of elderly population...
SLUMBER DETECTION OF VISUAL ACTIVITY USING ARM 9
Slumber detection is to implement the driver attentiveness in cars. The project is to monitor the driver’s eye movement by using webcam and EOG channel respectively.Embedded project is to design and develop a low cos...
Design of Automatic Automobile using CAN Bus
CAN is a serial bus protocol to connect individual systems and sensors as an alternative to conventional multi-wire looms. It allows automotive components to communicate on a single or dual-wire networked data bus up...