Power Dissipation Reduction In CMOS Circuits Using Power Gating Scheme

Abstract

In this paper by victimization power gating technique we tend to reduced the discharge power of the Conditional information Mapping Flip-flop .In, this gift days low power technology is increasing chop-chop, majorly circuits was accomplished by the discharge power due varied scaling techniques applied on the circuits to scale back the realm occupancy of the circuit that in deed will increase the ability dissipation of the circuit. That discharge power was reduced victimization completely different power gating circuits. Here we tend to simulate our circuits victimization DSCH and small wind.

Authors and Affiliations

D. Abhilash Sharon ,M. Santhosh Gideon

Keywords

Related Articles

Routing Scheme for Exploring Opportunities in Ad Hoc Networks

OPPORTUNISTIC routing for multihop wireless ad hoc networks has seen recent research interest to overcome deficiencies of conventional routing. The proposed scheme utilizes a reinforcement learning framework to oppo...

Vertical And Horizontal Partition Of Microdata For Publishing Through Privacy

Several anonymization techniques, such as generalization and bucketization, have been designed for privacy preserving micro data publishing. Recent work has shown that generalization loses considerable amount of info...

A Novel Approach for Text Dependent Speaker Recognition

In recent times, person authentication in security systems using biometric technologies has grown rapidly. The voice is a signal of infinite information. Digital signal processes such as Feature Extraction and Feature...

http://www.ijrcct.org/index.php/ojs/article/download/170/137

Mobile ad hoc networks offer excellent perspectives in wireless communications due to their easy deployment and their growing performances. However, due to their inherent characteristics of open medium, very dynamic...

A Systematic Methodology and Guidelines for Software Project Manager to Identify Key Stakeholders

Involving as many as possible of those who may be affected by or have an effect on any software project will lead to a better understanding, better process, greater community support as well as a more effective system...

Download PDF file
  • EP ID EP27779
  • DOI -
  • Views 258
  • Downloads 1

How To Cite

D. Abhilash Sharon, M. Santhosh Gideon (2013). Power Dissipation Reduction In CMOS Circuits Using Power Gating Scheme. International Journal of Research in Computer and Communication Technology, 2(12), -. https://europub.co.uk/articles/-A-27779