Power Dissipation Reduction In CMOS Circuits Using Power Gating Scheme

Abstract

In this paper by victimization power gating technique we tend to reduced the discharge power of the Conditional information Mapping Flip-flop .In, this gift days low power technology is increasing chop-chop, majorly circuits was accomplished by the discharge power due varied scaling techniques applied on the circuits to scale back the realm occupancy of the circuit that in deed will increase the ability dissipation of the circuit. That discharge power was reduced victimization completely different power gating circuits. Here we tend to simulate our circuits victimization DSCH and small wind.

Authors and Affiliations

D. Abhilash Sharon ,M. Santhosh Gideon

Keywords

Related Articles

Analysis of a SIMO transceiver system for Rayleigh fading environment with maximal ratio combining

To achieve the desired goal of increasing the SNR and reducing BER in wireless communication, it is required to mitigate fading of signal during transmission. If more than one antenna is used for transmission and rece...

A Hybrid Routing Protocol for Unobservable Security in Mobile Ad-hoc Networks

Security of mobile ad hoc network is crucial due to infra structure less network and mobility of wireless media. In this paper, we propose an Hybrid Routing Protocol for Unobservable Secured (HRPUS) to offer privacy...

Design and Implementation of Body Movement Recognition System

In this project body movement recognition system based on the Non-vision over the Zigbee Wireless Sensor Network. Now a day's always (day and night time) vision based coma, paralysis patient’s posture information can...

AN EFFECTIVE QUALITY SPEECH ENHANCEMENT USING PARTICLE FILTERS

Speech Enhancement aims to improve speech quality. The objective of enhancement is improvement in intelligibility and overall perceptual quality of degraded speech signal using audio signal processing techniques. Th...

Analysis of Face Recognition using PCA and Neural Networks

Face Recognition System could be a laptop application that is employed to spot or verify someone during a digital image, supported digital image process and is a vigorous space of analysis. The Face Recognition Syste...

Download PDF file
  • EP ID EP27779
  • DOI -
  • Views 291
  • Downloads 1

How To Cite

D. Abhilash Sharon, M. Santhosh Gideon (2013). Power Dissipation Reduction In CMOS Circuits Using Power Gating Scheme. International Journal of Research in Computer and Communication Technology, 2(12), -. https://europub.co.uk/articles/-A-27779