Power Dissipation Reduction In CMOS Circuits Using Power Gating Scheme

Abstract

In this paper by victimization power gating technique we tend to reduced the discharge power of the Conditional information Mapping Flip-flop .In, this gift days low power technology is increasing chop-chop, majorly circuits was accomplished by the discharge power due varied scaling techniques applied on the circuits to scale back the realm occupancy of the circuit that in deed will increase the ability dissipation of the circuit. That discharge power was reduced victimization completely different power gating circuits. Here we tend to simulate our circuits victimization DSCH and small wind.

Authors and Affiliations

D. Abhilash Sharon ,M. Santhosh Gideon

Keywords

Related Articles

NFC: A review of technology, tags, applications and security

Smart phones are on a course to becoming a need instead of just a want as users are integrating the devices into every aspect of their lives. Smart phones adoption also increases due to the convergence of value-added...

Design of Automatic Automobile using CAN Bus

CAN is a serial bus protocol to connect individual systems and sensors as an alternative to conventional multi-wire looms. It allows automotive components to communicate on a single or dual-wire networked data bus up...

A Novel Technique for Creative Problem-Solving by using Q-learning and Association algorithm

for a single problem there are multiple solutions or multiple ideas from different users. Means every one gave an idea (solution) for solving the given problem if we distribute that particular problem to the different...

NEURAL NETWORK & GENETIC ALGORITHM BASED FACE RECOGNITION SYSTEM

Facial image analysis plays a significant role for human computer interaction. Automatic analysis of human face is still a challenging and emerging problem with many applications. In this paper, we proposed a neural...

ROUTING THROUGH CROSS LAYER APPROACH FOR WIRELESS MAC LAYER NETWORKS

Wireless mesh networks (WMNs) are dynamically self-organized and self-configured, with the nodes in the network automatically establishing an ad hoc network and maintaining the mesh connectivity. WMNs are comprised o...

Download PDF file
  • EP ID EP27779
  • DOI -
  • Views 313
  • Downloads 1

How To Cite

D. Abhilash Sharon, M. Santhosh Gideon (2013). Power Dissipation Reduction In CMOS Circuits Using Power Gating Scheme. International Journal of Research in Computer and Communication Technology, 2(12), -. https://europub.co.uk/articles/-A-27779