Power Reduction in Sub-Threshold Dual Mode Logic Circuits

Journal Title: International Journal of Science and Research (IJSR) - Year 2015, Vol 4, Issue 3

Abstract

Power dissipation has always been a major concern in integrated circuit design. Even during static state, there is a small amount of leakage power. In this project we have implemented the Sub threshold Dual mode logic in CMOS basic gates and 2- bit Full Adder. This logic can bring down the total power. Hence a comparative analysis of power consumption is performed between conventional and Sub threshold dual modes. The logic has two modes of operation namely Static and Dynamic. In Static mode, there is a considerable decrease in the power consumed along with a moderate performance. Dynamic mode renders high performance compromising on an increase in power consumption. The power is evaluated using Tanner Simulation tool under 180nm technology.

Authors and Affiliations

Keywords

Related Articles

A Comparison of Spatial & Frequency Domain Fusion Methods

The main application of image fusion is merging the gray level high resolution image and results in a new image that retains the most desirable information and characteristics of each source image. Since the idea of imag...

Flexible Power Electronic Transformer

"In every country, transformer is the main source for transmission and distribution. Transformer is a device which can transfer electric energy from one place to another with stable frequency. The main solution for volta...

Reliable and Rapid Routing Configurations for Network Recovery

Today the Internet has a wide ranging impact on the way business is conducted as well as on the way we live. The volume of communications and commerce handled by the internet is growing exponentially. Aninterruption of a...

Design of Microstrip Patch Antenna for Wireless Communication Devices

As per Microstrip Patch antenna (MPA) provide low profile and low volume, so it is use in a now a days communication devices. It is studied that MPA is targeted on planning compact sized microstrip antenna. A printed mo...

Emotional Intelligence and Alienation Study among the Middle Level Managers

In the light of the present corporate scenario, this paper assumes middle level management as the crucial block in the setup. Further, it tries to draw out the relationship between emotional intelligence and alienation a...

Download PDF file
  • EP ID EP356972
  • DOI -
  • Views 62
  • Downloads 0

How To Cite

(2015). Power Reduction in Sub-Threshold Dual Mode Logic Circuits. International Journal of Science and Research (IJSR), 4(3), -. https://europub.co.uk/articles/-A-356972