Pulse Triggered Flip-Flop Design With Conditional Pulse Enhancement
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2013, Vol 2, Issue 8
Abstract
In this paper a new technique is proposed based on the comparison between Conventional Transistorized Flip-flop and Data transition Look ahead D flip flop here we are checking the working of CDMFF and the conventional D Flip-flop after that we are analyzing the characteristic comparison using power & area constraints after that we are proposing a Negative Edgetriggered flip-flop named as Proposed Negative Edge Triggered Flip-Flop Design (STDFF) with reduced number of transistors which will reduce the overall power area as well as delay. The simulations are done using Microwind & DSCH analysis software tools and the result between all those types are listed below. Our proposed system simulations are done under 50nm technology and the results are tabulated below. In that our proposed system is showing better output than the other flip-flops compared here.
Authors and Affiliations
A V S Swathi, M Lakshmi Prasanna Rani
Keywords
Related Articles
- EP ID EP27611
- DOI -
- Views 291
- Downloads 3
Dedicated VLSI Architecture for 3-D Discrete Wavelet Transform
This Paper Presents an architecture of the lifting based 3-d discrete wavelet transform (DWT), which is a powerful image and video compression algorithm. With 3-D-DWT architectures the memory requirement, block base...
Design Of Ternary Logic Gates Using CNTFET
This paper presents a novel design of ternary logic gates like STI,PTI,NTI,NAND and NOR using carbon nanotube field effect transistors. Ternary logic is a promising alternative to the conventional binary logic design...
Free Hand Motion Based Control Of Robots Using For Military Rescue And Searching Applications
Signal based (Non-contact) operation of electrical mechanical assemblies is ending up being continuously fancied development. Flexible Sensor based touch less game plans end up being all the more understood after the...
Effect of Moderators on Determinants: A Case Study of Technology Acceptance Models
From a few decades, studies has been conducted on various technology acceptance models to predict user acceptance of information technologies. These days various types of tools and information technologies are used i...
Power Optimization In Digital Circuits Using Scan-Based BIST
Technology provides smaller, faster and lower energy devices which allow more powerful and compact circuit- ry. Thermal and shot-noise estimations alone suggest that the fault rate of an individual Nano scale device...