Pulse Triggered Flip-Flop Design With Conditional Pulse Enhancement

Abstract

In this paper a new technique is proposed based on the comparison between Conventional Transistorized Flip-flop and Data transition Look ahead D flip flop here we are checking the working of CDMFF and the conventional D Flip-flop after that we are analyzing the characteristic comparison using power & area constraints after that we are proposing a Negative Edgetriggered flip-flop named as Proposed Negative Edge Triggered Flip-Flop Design (STDFF) with reduced number of transistors which will reduce the overall power area as well as delay. The simulations are done using Microwind & DSCH analysis software tools and the result between all those types are listed below. Our proposed system simulations are done under 50nm technology and the results are tabulated below. In that our proposed system is showing better output than the other flip-flops compared here.

Authors and Affiliations

A V S Swathi, M Lakshmi Prasanna Rani

Keywords

Related Articles

Three-Party Authenticated Quantum Key Distribution Protocols based Security in WLANs

This work presents quantum key distribution protocols (QKDPs) to safeguard security in large networks, ushering in new directions in classical cryptography and quantum cryptography. Two three-party QKDPs, one with i...

Clustering For Non sentence Data Sets Using HFRECCA (Hierarchical Fuzzy Relational Eigenvector Centrality based Clustering Algorithm)

Clustering is the process of grouping or aggregating of data items. Sentence clustering mainly used in variety of applications such as classify and categorization of documents, automatic summary generation, organizin...

A Novel AHB Based SDRAM Memory Controller

This paper describes design of the memory controller which is compatible with Advanced High-performance Bus (AHB), which is a new generation of AMBA bus. The AHB is mainly meant for high-performance and high clock f...

Implementation of Grid Based Distributed 3P4W System Using ANFIS Control

The increase in global energy demand and load demand, the Renewable Energy Sources (RES) are increasingly connected in the distribution systems which utilises power electronics Converters/Inverters. This paper sugges...

Implementation of VLSI Based Router for Custom Network On Chip Applications

A fast full-chip synthesis method to construct network-on-chips (Custom Noc) for network on chip based systems.It can be used for irregular network topology for specific designs with already known communication deman...

Download PDF file
  • EP ID EP27611
  • DOI -
  • Views 311
  • Downloads 3

How To Cite

A V S Swathi, M Lakshmi Prasanna Rani (2013). Pulse Triggered Flip-Flop Design With Conditional Pulse Enhancement. International Journal of Research in Computer and Communication Technology, 2(8), -. https://europub.co.uk/articles/-A-27611