Pulse Triggered Flip-Flop Design With Conditional Pulse Enhancement
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2013, Vol 2, Issue 8
Abstract
In this paper a new technique is proposed based on the comparison between Conventional Transistorized Flip-flop and Data transition Look ahead D flip flop here we are checking the working of CDMFF and the conventional D Flip-flop after that we are analyzing the characteristic comparison using power & area constraints after that we are proposing a Negative Edgetriggered flip-flop named as Proposed Negative Edge Triggered Flip-Flop Design (STDFF) with reduced number of transistors which will reduce the overall power area as well as delay. The simulations are done using Microwind & DSCH analysis software tools and the result between all those types are listed below. Our proposed system simulations are done under 50nm technology and the results are tabulated below. In that our proposed system is showing better output than the other flip-flops compared here.
Authors and Affiliations
A V S Swathi, M Lakshmi Prasanna Rani
Keywords
Related Articles
- EP ID EP27611
- DOI -
- Views 300
- Downloads 3
Implementation of Grid Based Distributed 3P4W System Using ANFIS Control
The increase in global energy demand and load demand, the Renewable Energy Sources (RES) are increasingly connected in the distribution systems which utilises power electronics Converters/Inverters. This paper sugges...
Augmentation of very fast decision tree algorithm aimed at data mining
The reason for information order is to build a grouping model. The choice tree calculation is a more broad information characterization capacity estimate calculation taking into account machine learning. The choice t...
A NEW APPROACH FOR EVALUATING THE QUALITY OF DE-BLOCKED IMAGES
JPEG Compression is the most prevalent technique or method for images codecs. But it suffers from blocking artifacts. In this paper a comparison of the perceptual quality of deblocked images based on various quality...
Design of Modulo 2n-1 based on Radix-8 Algorithm for RNS & MAC Applications
A new architecture, namely, Multiplier-and Accumulator (MAC) based Radix-8 Booth Encoded modulo 2n-1 Multiplication Algorithm for high-speed arithmetic logics have been proposed and implemented on Xilinx FPGA device....
Security Monitoring System Design Based on ARM9 and Embedded Face Recognition System
In this paper, proposed system is designed to recognize the person based on preloaded database images in controller. Our Embedded system using Friendly ARM9 based BSP S3C2440 has feature of image/video processing with...