Reconfigurable Efficient Design of Viterbi Decoder for Wireless Communication Systems

Abstract

Viterbi Decoders are employed in digital wireless communication systems to decode the convolution codes which are the forward correction codes. These decoders are quite complex and dissipate large amount of power. With the proliferation of battery powered devices such as cellular phones and laptop computers, power dissipation, along with speed and area, is a major concern in VLSI design. In this paper, a low power and high speed viterbi decoder has been designed. The proposed design has been designed using Matlab, synthesized using Xilinx Synthesis Tool and implemented on Xilinx Virtex-II Pro based XC2vpx30 FPGA device. The results show that the proposed design can operate at an estimated frequency of 62.6 MHz by consuming fewer resources on target device.

Authors and Affiliations

Swati Gupta , Rajesh Mehra

Keywords

Related Articles

The Reality of Applying Security in Web Applications in Academia

Web applications are used in academic institutions, such as universities, for variety of purposes. Since these web pages contain critical information, securing educational systems is as important as securing any banking...

A New Network on Chip Design Dedicated to Multicast Service

The qualities of service presented in the network on chip are considered as a network performance criteria. However, the implementation of a quality of service, such as multicasting, shows difficulties, especially at the...

Lexicon-based Bot-aware Public Emotion Mining and Sentiment Analysis of the Nigerian 2019 Presidential Election on Twitter

Online social networks have been widely engaged as rich potential platforms to predict election outcomes’ in several countries of the world. The vast amount of readily-available data on such platforms, coupled with the e...

A semantic cache for enhancing Web services communities activities: Health care case Study

Collective memories are strong support for enhancing the activities of capitalization, management and dissemination inside a Web services community. To take advantages of collective memory, we propose an approach for ind...

Dynamic Time Warping and FFT: A Data Preprocessing Method for Electrical Load Forecasting

For power suppliers, an important task is to accurately predict the short-term load. Thus many papers have introduced different kinds of artificial intelligent models to improve the prediction accuracy. In recent years,...

Download PDF file
  • EP ID EP97443
  • DOI -
  • Views 80
  • Downloads 0

How To Cite

Swati Gupta, Rajesh Mehra (2011). Reconfigurable Efficient Design of Viterbi Decoder for Wireless Communication Systems. International Journal of Advanced Computer Science & Applications, 2(7), 132-136. https://europub.co.uk/articles/-A-97443