Reconfiguration of Memory for High Speed Matrix Multiplication  

Abstract

The paper entitled “RECONFIGURATION OF MEMORY FOR HIGH SPEED MATRIX MULTIPLICATION“ is basically an enhancement in speed of matrix multiplication. The project aims at reducing the time involved in the operation. The system presented here makes use of three RAMS designated as MAT-RAM-A, MAT-RAM-B and MAT-RAM-C and system also consists of a control circuitry. This system works in two modes i.e., mode-1 and mode-2. In mode-1 the RAM’s act as extensions of existing memory of the processor and in mode-2 the two RAMs MAT-RAM-A and MAT-RAM-B are configured as source for hardware with MAT-RAM-C working as destination for storage or resultant matrix after multiplication. The RAMs are configured back in mode-1, so that data can be read from MAT-RAM-C. 

Authors and Affiliations

Ms. Shamshad Shirgeri , Ms. Pallavi Umesh Naik , Mrs. Rohini , , Prof. Krishnananda Shet

Keywords

Related Articles

Analysis of Sleep Mode Energy Consumption in CMOS Circuits Using Power Gating Switches

Analysis of Sleep Mode Energy Consumption in CMOS Circuits Using Power Gating Switches

Review of Comparative Analysis of Empirical Propagation model for WiMAX  

The propagation models for path loss may give different results if they are used in different environment other than in which they were designed. In this paper we review of compare the different path loss empiric...

A SURVEY ON CONTENT BASED IMAGE RETRIEVAL SYSTEM  

Image mining is a vital technique which is used to mine knowledge from image. This is simply an expansion of data mining. The function of image mining is to retrieve similar image from huge database. The developm...

Analysis and Design of 3 LSB Techniques for Secure Audio Steganography

Information hiding has evolved since 1970’s and has become an integral part of internet in present century. This has been a keystone in the field of Information communication, as it saves data from losses, attacks and an...

Enhancing Data Storage Integrity in Cloud Environment by mitigating Repudiation using CS-MPNR

Cloud computing is envisioned as the next generation architecture of IT organisation. It makes the users need of their data to be available wherever they are. Although recent emerging technology Cloud has many striking f...

Download PDF file
  • EP ID EP151704
  • DOI -
  • Views 108
  • Downloads 0

How To Cite

Ms. Shamshad Shirgeri, Ms. Pallavi Umesh Naik, Mrs. Rohini, , Prof. Krishnananda Shet (2013). Reconfiguration of Memory for High Speed Matrix Multiplication  . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 2(5), 1904-1908. https://europub.co.uk/articles/-A-151704