Reduced On_Chip Codeword Generation For Cross Talk Effect In Data Transmission Bus
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 11
Abstract
Today we are having tremendous growth on cross technologies but these technology is limited on interconnected networks. We are having delay for these networks our major goal is prune delay this type of networks but it is dependent on data transmission patterns. Existing bus encoding techniques tackle the issue by avoiding certain types of transitions. These are lack performance and capabilities. Previously proposed many systems these are despite systematic data words on code words. We verify the categorization of the FPF-CAC and show that theoretically but not and practically, a mapping scheme exists between the data words and code words. Our proposed CODEC practical and logical representative design offers a near optimal area overhead performance. An improved version of the CODEC is then presented, which achieves practical optimal performance. This work proposes a code word generation method for such techniques are giving delivers improved rate and reach performance, advanced diagnostics capabilities, standby modes, and more to broadband designers. The system gives effective experimental results.
Authors and Affiliations
S. Venkataramana| Research scholar(M.Tech), Dept. of ECE KIET Kakinada Institute of Engineering & Technology , Korangi -533461, E.G.Dt., A.P. ramana449@yahoo.com, N. G. N. Prasad| Asst.Prof.Dept. of ECE KIET Kakinada Institute of Engineering & Technology , Korangi -533461, E.G.Dt., A.P. Prasad.ece@kietgroup.com
Keywords
Related Articles
- EP ID EP16367
- DOI -
- Views 317
- Downloads 9
An FPGA Implementation Of Real-Time Finger-Vein Recognition System For Security Levels
In this project, we propose a real-time embedded finger-vein recognition system (FVRS) for authentication on mobile devices. The system is implemented on an embedded platform and equipped with a novel finger-vein rec...
Correction of Power Factor by Using Static Synchronous Compensator (STATCOM)
In this paper we introduced a new control scheme which uses one PFC Boost Converter connected in shunt with a diode rectifier to recover the harmonic current drawn by the single phase diode rectifier. The line curren...
Modeling and Simulation of a Hybrid Fuzzy And Hysteresis Current Controller for Single Phase Grid Attached PWM Inverter for Melioration of Power Quality
Advancements in power electronics has allowed a wide investigation towards DG systems the main abstruse is the harmonization of the DG to the utility grid. Generally current regulated PWM voltagesource inverters (VSI)...
Area and Power efficient booth’s Multipliers Based on Non-Redundant Radix-4Signed-Digit Encoding
In this paper, we present a design of preencoded multipliers for Digital Signal Processing applications in light of disconnected encoding of coefficients. To this broaden, the Non-Redundant radix-4 Signed-Digit (NR4SD...
Disk Resident Taxonomy Mining for Large Temporal Datasets
Mining patterns under constraints in large data is a significant task to advantage from the multiple uses of the patterns embedded in these data sets. It is obviously a difficult task because of the exponential growt...