RTL Level and Self-Test Approach Based Arithmetic BIST

Abstract

In this paper an accumulator-based 3-weight test pattern generation scheme is presented. First, it does not impose any requirements about the design of the adder i.e., it can be implemented using any adder design and then it does not require any modification of the adder; and hence it does not affect the operating speed of the adder. Furthermore, the proposed scheme compares favourably to the scheme proposed in terms of the required hardware overhead. The weighted random test pattern generation represents a significant departure from classical methods of generating test sequences for complex large scale integration packages. The virtue of this technique is its simplicity and the fact that test-generation time is virtually independent of gates in the logic package to be tested. This technique can be used both in a conventional tester and in a tester where the weighted random test pattern generation is implemented in hardware. By this proposed method the patterns are generated with reduced delay.

Authors and Affiliations

Shaik Anjumra, P. Bala Murali Krishna

Keywords

Related Articles

3-D Field Programmable Gate Interconnect Faults by Testing and Diagnosis

The emerging three-dimensional (3D) integration technology is one of the promising solutions to overcome the barriers in interconnect scaling, thereby offering an opportunity to continue performance improvements using C...

Theoretical analysis of a vapour compression refrigeration system with R134a, R290, R600a & various ratio of R290/R600a

Though the global warming up potential of HFC134a is relatively high, it is affirmed that it is a long term alternative refrigerants in lots of countries. The different environmental friendly refrigerants of either HC &...

New Approach on Hybrid Image Compression

Digital images are used in many applications. Large amount of data is necessary to represent the digital images so the transmission and storage of such images are time-consuming and infeasible. Hence the information in...

The Identification of Fault in HVDC Transmission Line using Transient Protection Scheme

This paper presents a novel transient based protection for High Voltage Direct Current (HVDC) system. Behaviour of the HVDC system during internal and external fault is studied. Variation of transient energy and the rel...

Secure Mining of Association Rules in Horizontally Distributed Databases

For Secure mining of association rules in horizontally distributed databases we propose aprotocol based on the Fast Distributed Mining (FDM) algorithm which is an unsecured distributed version of the Apriori algorithm....

Download PDF file
  • EP ID EP21294
  • DOI -
  • Views 253
  • Downloads 4

How To Cite

Shaik Anjumra, P. Bala Murali Krishna (2015). RTL Level and Self-Test Approach Based Arithmetic BIST. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(10), -. https://europub.co.uk/articles/-A-21294