Strained Silicon Layer in CMOS Technology

Journal Title: Elektronika - Year 2014, Vol 18, Issue 2

Abstract

Semiconductor industry is currently facing with the fact that conventional submicron CMOS technology is approaching the end of their capabilities, at least when it comes to scaling the dimensions of the components. Therefore, much attention is paid to device technology that use new technological structures and new channel materials. Modern technological processes, which mainly include ultra high vacuum chemical vapor deposition, molecular beam epitaxy and metal-organic molecular vapor deposition, enable the obtaining of ultrathin, crystallographically almost perfect, strained layers of high purity. In this review paper we analyze the role that such layers have in modern CMOS technologies. It’s given an overview of the characteristics of both strain techniques, global and local, with special emphasis on performance of NMOS biaxial strain and PMOS uniaxial strain. Due to the improved transport properties of strained layers, especially high mobility of charge carriers, the emphasis is on mechanisms to increase the charge mobility of strained silicon and germanium, in light of recent developments in CMOS technology.

Authors and Affiliations

Tatjana Pešić-Brđanin, Branko Dokić

Keywords

Related Articles

Position Measurement over Wide Range by Simultaneous Use of Low and High Coherence Light Source

In this paper we propose and experimentally demonstrate a new technique for position/displacement measurement using fiber optic interferometry. We simultaneously employ a low- and a high- coherence light source in the sa...

Application of Artificial Neural Networks in Electronics

In this paper we will give short overview of different applications of artificial neural networks in electronics. Artificial neural networks are shown to be universal approximators, so they were successfully used in appl...

Tool-Based Curricula and Visual Learning

In the last twenty years nanotechnology has revolutionized the world of information theory, computers and other important disciplines, such as medicine, where it has contributed significantly in the creation of more soph...

An Operational Standpoint in Electrical Engineering

In electrical engineering education exists a major difficulty for first level students, namely the Laplace transform. The question is: does this ubiquitous tool is needed in an electrical engineering course? Our answer is:...

A Collaborative Framework for Avoiding Interference Between Zigbee and WiFi for Effective Smart Metering Applications

Energy management is one of the foremost priorities of research in many countries across the world. The introduction of modern information and communication technologies (ICT) are transforming the existing power grid, to...

Download PDF file
  • EP ID EP116860
  • DOI 10.7251/ELS1418063P
  • Views 91
  • Downloads 0

How To Cite

Tatjana Pešić-Brđanin, Branko Dokić (2014). Strained Silicon Layer in CMOS Technology. Elektronika, 18(2), 63-69. https://europub.co.uk/articles/-A-116860