Topology-Aware Mapping Techniques for Heterogeneous HPC Systems: A Systematic Survey
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2018, Vol 9, Issue 10
Abstract
At the present time, the modern platforms of high-performance computing (HPC) consists of heterogeneous computing devices which are connected through complex hierarchical networks. Moreover, it is moving towards the Exascale era and which makes the number of nodes to increase as well as the number of cores within a node to increase. As a consequence, the communication costs and the data movement are increasing. Given that, the efficient topology-aware process mapping has become vital to efficiently optimize the data locality management in order to improve the system performance and energy consumption. It will also decrease the communication cost of the processes by matching the application virtual topology (exploited by the system for assigning the processes to the physical processor) to the target underlying hardware architecture called physical topology. Additionally, improving the locality problem which is one of the most challenging issues faced by the current parallel applications. In this survey paper, we have studied various topology-aware mapping techniques and algorithms.
Authors and Affiliations
Saad B. Alotaibi, Fathy Alboraei
Keywords
Related Articles
- EP ID EP408108
- DOI 10.14569/IJACSA.2018.091045
- Views 94
- Downloads 0
Identification Problem of Source Term of A Reaction Diffusion Equation
This paper will give the numerical difference scheme with Dirichlet boundary condition, and prove stability and convergence of the difference scheme, final numerical experiment results also confirm effectiveness of the a...
Dense Hand-CNN: A Novel CNN Architecture based on Later Fusion of Neural and Wavelet Features for Identity Recognition
Biometric recognition or biometrics has emerged as the best solution for criminal identification and access control applications where resources or information need to be protected from unauthorized access. Biometric tra...
Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology
Compared to static CMOS logic, dynamic logic offers good performance. Wide fan-in dynamic logic such as domino is often used in performance critical paths, to achieve high speeds where static CMOS fails to meet per...
Automatic Cloud Resource Scaling Algorithm based on Long Short-Term Memory Recurrent Neural Network
Scalability is an important characteristic of cloud computing. With scalability, cost is minimized by provisioning and releasing resources according to demand. Most of current Infrastructure as a Service (IaaS) providers...
A Bayesian Approach to Service Selection for Secondary Users in Cognitive Radio Networks
In cognitive radio networks where secondary users (SUs) use the time-frequency gaps of primary users' (PUs) licensed spectrum opportunistically, the experienced throughput of SUs depend not only on the traffic load of th...