VHDL IMPLEMENTATION OF HIGH SPEED AXI2.0 PROTOCOL WITH DDR3 CONTROLLER
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 4, Issue 6
Abstract
This paper proposes the implementation of AXI 2.0 protocol which removes the limitation of communication architecture, which would otherwise reduce the speed of data transfer in System - on - Chip (SoC). We have also implemented DDR3 controller which was then interface with AXI 2.0 protocol. Proposed protocol was synthesized on Xilinx 13.1 and simulated using Modelsim 6.5e.
Authors and Affiliations
Abhinav Tiwari , Jagdish Nagar
Impact of Distributed Generation on Short Circuit Level of Power System
Renewable energy is that as it is sustainable and so will never run out . Renewable energy facilities generally require less maintenance than traditional generator. Importance of conventional energy wind form is t...
Landslide Monitoring System Based on Dual Receiver Measurements
Many approaches have been used to monitor landslides. The detection techniques vary and depend on the range between the area of interest and receiving devices. For ranges up to a few hundred meters, the laser ligh...
A Novel Zero-Voltage-Switching PWM Full Bridge Dc-Dc Buck Converter
Introducing resonant inductance and clamping diodes into the full-bridge converter can eliminate the voltage oscillation across the rectifier diodes and increase the load range for zero-voltage-switching (ZVS) ac...
MULTI - PATH MECHANISM FOR BROADCASTING AUDIO / VIDEO STREAMING BASED ON BANDWIDTH ESTIMATION
THE DISCREPANCY OF THE STUDENTS’ MATHS ACHIEVEMENT BASED ONTHE COMBINATION OF COOPERATIVE LEARNING MODEL, STUDENTS’CHARACTERS BEHAVIOUR, AND EDUCATION LEVEL (EXPERIMENTALSTUDY ON THE STUDENTS OF SENIOR AND JUNIOR HIGH SCHOOLS INKENDARI
This 3x3x2 factorial-designed experimental study aims at analysing the discrepancy of students’ Mathsachievement based on the combination of cooperative learning model (Jigsaw-STAD, TSTS-STAD and STAD),the students...