VHDL IMPLEMENTATION OF HIGH SPEED AXI2.0 PROTOCOL WITH DDR3 CONTROLLER

Abstract

This paper proposes the implementation of AXI 2.0 protocol which removes the limitation of communication architecture, which would otherwise reduce the speed of data transfer in System - on - Chip (SoC). We have also implemented DDR3 controller which was then interface with AXI 2.0 protocol. Proposed protocol was synthesized on Xilinx 13.1 and simulated using Modelsim 6.5e.

Authors and Affiliations

Abhinav Tiwari , Jagdish Nagar

Keywords

Related Articles

 Design and Operational Aspects of Common Effluent Treatment Plant in GIDA Project Area of Gorakhpur (U. P.),

In order to minimize environmental pollution due to the small and medium-scale industries, cleaner production technologies and waste minimization are being encouraged in India. Collective treatment at a centralized fa...

On the ICI Mitigation Techniques in High Mobility Mimo-OFDM Systems with Parallel ICI Cancellation Under Various Normalized Doppler Spreads

The signals of LF and VLF are rapidly alternated by the earth's surface; and there are various propagation models currently used by the wireless industry for signal transmission within the frequency range 150-1800 MHz....

 UTILIZATION OF “MARBLE SLURRY” IN CEMENT MORTAR

 The most efficient Solution of marble slurry pollution is utilization in Bulk. The only industry which can consume marble slurry at so large level is only the construction industry. Different properties of mar...

 A Review of Vibration-Based Piezoelectric Energy Harvesters

 Piezoelectric energy harvesting technology has received a great attention during the last decade to activate low power microelectronic devices. Piezoelectric cantilever beam energy harvesters are commonly used to...

 MORPHOLOGICAL AND STRUCTURAL CHARACTERIZATION OF RF MAGNETRON SPUTTERED ZnO THIN FILMS DEPOSITED AT DIFFERENT SUBSTRATE TEMPERATURES

 Zinc oxide (ZnO) thin films were deposited on glass substrates by radio frequency magnetron sputtering using pure zinc oxide target. The effect of substrate temperature on the structural and orphological character...

Download PDF file
  • EP ID EP163624
  • DOI -
  • Views 105
  • Downloads 0

How To Cite

Abhinav Tiwari, Jagdish Nagar (30). VHDL IMPLEMENTATION OF HIGH SPEED AXI2.0 PROTOCOL WITH DDR3 CONTROLLER. International Journal of Engineering Sciences & Research Technology, 4(6), 521-530. https://europub.co.uk/articles/-A-163624