VLSI Hardware Modelling Of Multifunction GF Architecture for Cryptographic Devices

Abstract

this paper presents a hardware structure for polynomial binary-to-residue number system (PRNS) conversion using parallel field structures. This structure is based only on polynomial multipliers along with GF architecture. This concise work is motivated by the existing RNS binary-to-RNS converters, which are particular inefficient for larger values of n. The experimental results obtained for a given dynamic range suggest that the projected conversion structures are able to drastically progress the forward conversion efficiency, with greater successful hardware modeling. And GF (Galois Field) can highly increase proper selection and utilization of the polynomial functions for high end applications like Cryptography. The proposed logistic technique is simulated and verified by Xilinx tools along with Virtex – 5 FPGA board.

Authors and Affiliations

Ramya P, Keerthi. N

Keywords

Related Articles

Automatic Slide Generation of Academic Paper

Presentation slides have been a effective and easy means to present and transfer information, especially in academic conferences. Academic papers are difficult to read and summarize content within a short span of time....

Biometric Recognition Technique for ATM System

In 1930's, Mr. Luther G. Simijian initiated building first of kind and not so successful version of Tellering machine. He did register related patents. He initially came up with an idea of machine fixed in a wall called...

A Study of innovative ways to reward top performers in selective IT companies in India

The use of innovative reward methods can create a positive working environment. The objective of the study is to find out innovative ways – monetary or non monetary to reward top performers in IT industry. Initially and...

Mathematical Modelling and CFD Simulation of Cavity Formation and its Elimination in Water Jet Pump Using Fluent

when we change inlet pressure the pressure drop is decreased and cavity is reduced or vapor pressure is reduced in efficient manner. Again when we simulate the problem by increasing both inlet and outlet pressure same p...

A Review on Routing Protocol for Vehicular Ad-hoc Networks (VANETs)

To maintain the topology information of the entire network OLSR exchange messages from time to time for every presence of mobility and failures. HELLO, Topology Control (TC) and multiple interface declaration (MID) mess...

Download PDF file
  • EP ID EP21011
  • DOI -
  • Views 220
  • Downloads 4

How To Cite

Ramya P, Keerthi. N (2015). VLSI Hardware Modelling Of Multifunction GF Architecture for Cryptographic Devices. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(6), -. https://europub.co.uk/articles/-A-21011