VLSI Hardware Modelling Of Multifunction GF Architecture for Cryptographic Devices

Abstract

this paper presents a hardware structure for polynomial binary-to-residue number system (PRNS) conversion using parallel field structures. This structure is based only on polynomial multipliers along with GF architecture. This concise work is motivated by the existing RNS binary-to-RNS converters, which are particular inefficient for larger values of n. The experimental results obtained for a given dynamic range suggest that the projected conversion structures are able to drastically progress the forward conversion efficiency, with greater successful hardware modeling. And GF (Galois Field) can highly increase proper selection and utilization of the polynomial functions for high end applications like Cryptography. The proposed logistic technique is simulated and verified by Xilinx tools along with Virtex – 5 FPGA board.

Authors and Affiliations

Ramya P, Keerthi. N

Keywords

Related Articles

Review on the Effect of Uniaxial Forces on Moony Rivline Hyperelastic Material Model

Analytical material models do not entirely describe the stress-strain relationship in a material under all loading conditions. Therefore, experimental data needs to be created such that a reasonable material model may b...

Establishment of Network Topologies using V-SAT Platform to improve Oil Exploration in Nigeria

Over the years, a majority of oil companies in isolated oil locations in Nigeria are getting on with only an analogue phone line and a thermal paper fax machine. Communications to drilling rigs were primarily accomplish...

Analysis and Prognosis of Cancer with Big Data Analytics

Data Standards in cancer research have been evolving considerably. Technical Standards and data administration are the requirements of Diagnosis and Prognosis with enormous challenges. Cancer, a deadly disease can be an...

IR Sensor Based Crack Detection of Railway Track Using GSM & GPS System

Today, India has possesses the fourth largest railway network in the world. In India, most of the commercial transport is transfer by the railway network from one place to another network and therefore, any problems occ...

An Integrated Fuzzy Controlled Three Level Single Stage PFC Ac-Dc Converter

Today the wide usage of non linear loads like variable speed drives has made power factor improvement difficult due to the presence of harmonic currents. These harmonics cause overheating, and the amplification of these...

Download PDF file
  • EP ID EP21011
  • DOI -
  • Views 210
  • Downloads 4

How To Cite

Ramya P, Keerthi. N (2015). VLSI Hardware Modelling Of Multifunction GF Architecture for Cryptographic Devices. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(6), -. https://europub.co.uk/articles/-A-21011