Wideband Printed Monopole Antenna for WLAN Application
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2016, Vol 6, Issue 1
Abstract
This paper present printed monopole antenna with wideband presented for wireless local loop (WLAN) application. The antenna structure consist of rectangular monopole with microstrip feed line for excitation and conductor –backed plane for broad banding .The bandwidth of 10 dB for return loss is from 2 to 4.3GHz covering WLAN band.
Authors and Affiliations
Manisha Verma| Department of Electronics Engineering UPTU, Lucknow, India, Prof. Ashok Mittal| Department of Electronics & Communication AIACTR, Geeta Colony, Delhi ,India
Keywords
Related Articles
- EP ID EP8448
- DOI -
- Views 359
- Downloads 20
A Scheme for the Application of Smart Message Language in a Wireless Meter Reading System
The use of wireless automation in almost all the fields of power, gas and water generation, distribution and billing has come of age. Here with the inclusion of wireless communication with the automation may lead to para...
Segmentation of Lungs, Fissures, Lobes from Chest CT Images and Analysis
Pulmonary Segmentation of lungs from chest CT images is useful in diagnosis of abnormalities and surgery planning. Lung is segmented from chest CT using iterative thresholding method. Further processing is carried out to...
An Error Notification Method for a High Speed Serial Communication on FPGA
In parallel communication the cost as well as complexity of the system increases due to simultaneous transmission of data bits on multiple wires. Serial communication alleviates this drawback and emerges as effective...
Artifacts Correction in MRI Imaging Using RF Pulse Phase Modulation and Recurrence Solving
Currently MRI is extensively used in medical analysis to produce high-eminence images for its a variety of useful features, such as high-resolution potential, subjective anatomic cross-sectional image, and high tissue...
Design and Implementation of 64-Bit Execute Stage for VLIW Processor Architecture on FPGA
FPGA implementation of 64-bit execute unit for VLIW processor, and improve power representation have been done in this paper. VHDL is used to modelled this architecture. VLIW stands for Very Long Instruction Word. This P...